- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370643 > HMN1288D-70 (Electronic Theatre Controls, Inc.) Non-Volatile SRAM MODULE 1Mbit (128K x 8-Bit), 32Pin-DIP, 5V PDF資料下載
參數(shù)資料
| 型號： | HMN1288D-70 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Non-Volatile SRAM MODULE 1Mbit (128K x 8-Bit), 32Pin-DIP, 5V |
| 中文描述： | 非易失性SRAM模塊為1Mbit（128K的× 8位），32腳浸，5V的 |
| 文件頁數(shù)： | 5/9頁 |
| 文件大?。?/td> | 168K |
| 代理商： | HMN1288D-70 |
HANBit
HMN1288D
URL : www.hbe.co.kr 5 HANBit Electronics Co.,Ltd
Rev. 1.0 (June, 2002)
READ CYCLE
(T
A
= T
OPR
, V
CCmin
≤
V
CC
≤
V
CCmax
)
-70
-85
-120
-150
PARAMETER
SYMBOL
CONDITIONS
MIN
MAX
MIN
MAX
MIN
MAX
MIN
MAX
UNIT
Read Cycle Time
t
RC
70
-
85
-
120
-
150
-
ns
Address Access Time
t
ACC
Output load A
-
70
-
85
-
120
-
150
ns
Chip enable access time
t
ACE
Output load A
-
70
-
85
-
120
-
150
ns
Output enable to Output valid
t
OE
Output load A
-
35
-
45
-
60
-
70
ns
Chip enable to output in low Z
t
CLZ
Output load B
5
-
5
-
5
-
10
-
ns
Output enable to output in low Z
t
OLZ
Output load B
5
-
0
-
0
-
5
-
ns
Chip disable to output in high Z
t
CHZ
Output load B
0
25
0
35
0
45
0
60
ns
Output disable to output high Z
t
OHZ
Output load B
0
25
0
25
0
35
0
50
ns
Output hold from address change
t
OH
Output load A
10
-
10
-
10
-
10
-
ns
WRITE CYCLE
(T
A
= T
OPR
, V
ccmin
≤
V
cc
≤
V
ccmax
)
-70
-85
-120
-150
PARAMETER
SYMBOL
CONDITIONS
MIN
MAX
MIN
MAX
MIN
MAX
Min
Max
UNI
T
Write Cycle Time
t
WC
70
-
85
-
120
-
150
-
ns
Chip enable to end of write
t
CW
Note 1
65
-
75
-
100
-
100
-
ns
Address setup time
t
AS
Note 2
0
-
0
-
0
-
0
-
ns
Address valid to end of write
t
AW
Note 1
65
-
75
-
100
-
90
-
ns
Write pulse width
t
WP
Note 1
55
-
65
-
85
-
90
-
ns
Write recovery time (write cycle 1)
t
WR1
Note 3
5
-
5
-
5
-
5
-
ns
Write recovery time (write cycle 2)
t
WR2
Note 3
15
-
15
-
15
-
15
-
ns
Data valid to end of write
t
DW
30
-
35
-
45
-
50
-
ns
Data hold time (write cycle 1)
t
DH1
Note 4
0
-
0
-
0
-
0
-
ns
Data hold time (write cycle 2)
t
DH2
Note 4
10
-
10
-
10
-
0
-
ns
Write enabled to output in high Z
t
WZ
Note 5
0
25
0
30
0
40
0
50
ns
Output active from end of write
t
OW
Note 5
5
-
0
-
0
-
5
-
ns
NOTE:
1. A write ends at the earlier transition of /CE going high and /WE going high.
2. A write occurs during the overlap of allow /CE and a low /WE. A write begins at the later transition of /CE
going low and /WE going low.
3. Either t
WR1
or t
WR2
must be met.
4. Either t
DH1
or t
DH2
must be met.
5. If /CE goes low simultaneously with /WE going low or after /WE going low, the outputs remain in high-
impedance state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMN1288D-70I | Non-Volatile SRAM MODULE 1Mbit (128K x 8-Bit), 32Pin-DIP, 5V |
| HMN1288D-85 | Non-Volatile SRAM MODULE 1Mbit (128K x 8-Bit), 32Pin-DIP, 5V |
| HMN1288D-85I | Non-Volatile SRAM MODULE 1Mbit (128K x 8-Bit), 32Pin-DIP, 5V |
| HMN1288J-55 | TRI N PLUG M 0-48 NO SEAL |
| HMN1288J | Non-Volatile SRAM MODULE 1Mbit (128K x 8-Bit),34Pin-JLCC, 5V |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMN1288D-70I | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:Non-Volatile SRAM MODULE 1Mbit (128K x 8-Bit), 32Pin-DIP, 5V |
| HMN1288D-85 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Non-Volatile SRAM MODULE 1Mbit (128K x 8-Bit), 32Pin-DIP, 5V |
| HMN1288D-85I | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:Non-Volatile SRAM MODULE 1Mbit (128K x 8-Bit), 32Pin-DIP, 5V |
| HMN1288DV | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:Non-Volatile SRAM Module 1Mbit (128K x 8-Bit), 32Pin-DIP, 3.3V |
| HMN1288DV-120 | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:Non-Volatile SRAM Module 1Mbit (128K x 8-Bit), 32Pin-DIP, 3.3V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。