- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370640 > HMD2564Z1-5 (Hanbit Electronics Co.,Ltd.) 1Mbit(256x4bit) Fast Page Mode, 1K Refresh, 20Pin ZIP, 5V Design PDF資料下載
參數(shù)資料
| 型號： | HMD2564Z1-5 |
| 廠商： | Hanbit Electronics Co.,Ltd. |
| 英文描述： | 1Mbit(256x4bit) Fast Page Mode, 1K Refresh, 20Pin ZIP, 5V Design |
| 中文描述： | 為1Mbit（256x4bit）快速頁面模式，每1000刷新，20針郵編，5V的設(shè)計 |
| 文件頁數(shù)： | 5/6頁 |
| 文件大?。?/td> | 189K |
| 代理商： | HMD2564Z1-5 |
HANBit HMD2564Z1
HANBit Electronics Co.,Ltd.
5
4. Operation with the
t
RCD
(max) limit insures that
t
RAC
(max) can be met,
t
RCD
(max) is specified as a reference point only,
if
t
RCD
is greater than the specified
t
RCD
(max) limit, then access time is controlled exclusively by
t
CAC
.
5. Assumes that
t
RCD
<=
t
RCD
(max).
6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to V
OH
/
V
OL .
7. T
WCS,
T
RWD,
T
CWD,
T
CPWD
are non restrictive operating parameter. They are included in the data sheet as electrical
characteristics
only. If
t
wcs
>=
t
wcs
(min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance)
throughout
the entire cycle. If
t
CWD
>=
t
CWD
(min),
t
RWD
>=
t
RWD
(min), T
CPWD
>= T
CPWD
(min), then the cycle is a read-modify-write
cycle and the data output will contain the data read from the selected address. If neither of the above conditions is
satisfied, the condition of the data out is indeterminate.
8. Either
t
RCH or
t
RRH must be satisfied for a read cycles.
9. These parameters are referenced to /CAS falling edge in early write cycles and to /WE falling edge in /OE controlled
write cycle and read-modify-write cycles.
10. Operation with the
t
RAD
(max) limit insures that
t
RAC
(max) can be met,
t
RAD
(max) is specified as a reference point only,
if
t
RAD
is greater than the specified
t
RAD
(max) limit, then access time is controlled exclusively by
t
AA
.
11.
t
ASC,
t
CAH
are are referenced to the earlier /CAS falling edge.
12.
t
CP
is specified from the later /CAS rising edge in the previous cycle to the earlier /CAS falling edge in the next cycle.
13.
t
CWD
is referenced to the later /CAS falling edge at word read-modify-write cycle.
14.
t
CWL
is specified from /WE falling edge to the earlier /CAS rising edge .
15.
t
CSR
is referenced to the earlier /CAS falling edge before /RAS transition low.
16.
t
CHR
is referenced to the later /CAS rising edge after /RAS transition low.
PACKAGING INFORMATION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HMD2564Z1-6 | 1Mbit(256x4bit) Fast Page Mode, 1K Refresh, 20Pin ZIP, 5V Design |
| HMD2M32M4EAG | 8Mbyte(2Mx32) EDO Mode, 1K Refresh 72Pin SIMM, 5V Design |
| HMD2M32M4EAG-5 | 8Mbyte(2Mx32) EDO Mode, 1K Refresh 72Pin SIMM, 5V Design |
| HMD2M32M4EAG-6 | 8Mbyte(2Mx32) EDO Mode, 1K Refresh 72Pin SIMM, 5V Design |
| HMD2M32M4EAG-7 | 8Mbyte(2Mx32) EDO Mode, 1K Refresh 72Pin SIMM, 5V Design |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HMD2564Z1-6 | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:1Mbit(256x4bit) Fast Page Mode, 1K Refresh, 20Pin ZIP, 5V Design |
| HMD2M32M4E | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:8Mbyte(2Mx32) EDO Mode, 1K Refresh 72Pin SIMM, 5V Design |
| HMD2M32M4EAG | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:8Mbyte(2Mx32) EDO Mode, 1K Refresh 72Pin SIMM, 5V Design |
| HMD2M32M4EAG-5 | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:8Mbyte(2Mx32) EDO Mode, 1K Refresh 72Pin SIMM, 5V Design |
| HMD2M32M4EAG-6 | 制造商:HANBIT 制造商全稱:Hanbit Electronics Co.,Ltd 功能描述:8Mbyte(2Mx32) EDO Mode, 1K Refresh 72Pin SIMM, 5V Design |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。