- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370635 > HM62W4100HCJP-10 (Hitachi,Ltd.) 4M High Speed SRAM (1-Mword x 4-bit) PDF資料下載
參數(shù)資料
| 型號(hào)： | HM62W4100HCJP-10 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | 4M High Speed SRAM (1-Mword x 4-bit) |
| 中文描述： | 4分高速SRAM（1 - Mword × 4位） |
| 文件頁(yè)數(shù)： | 7/14頁(yè) |
| 文件大小： | 65K |
| 代理商： | HM62W4100HCJP-10 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
HM62W4100HC Series
7
AC Characteristics
(Ta = 0 to +70
°
C, V
CC
= 3.3 V
±
0.3 V, unless otherwise noted.)
Test Conditions
Input pulse levels: 3.0 V/0.0 V
Input rise and fall time: 3 ns
Input and output timing reference levels: 1.5 V
Output load: See figures (Including scope and jig)
Dout
353
319
3.3 V
5 pF
Output load (B)
(for t
CLZ
, t
OLZ
, t
CHZ
, t
OHZ
, t
WHZ
, and t
OW
)
Output load (A)
1.5 V
30 pF
Dout
RL=50
Zo=50
Read Cycle
HM62W4100HC
-10
Parameter
Symbol
Min
Max
Unit
Notes
Read cycle time
t
RC
t
AA
t
ACS
t
OE
t
OH
t
CLZ
t
OLZ
t
CHZ
t
OHZ
10
—
ns
Address access time
—
10
ns
Chip select access time
—
10
ns
Output enable to outpput valid
—
5
ns
Output hold from address change
3
—
ns
Chip select to output in low-Z
3
—
ns
1
Output enable to output in low-Z
0
—
ns
1
Chip deselect to output in high-Z
—
5
ns
1
Output disable to output in high-Z
—
5
ns
1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HM62W4100HC | 4M High Speed SRAM (1-Mword x 4-bit) |
| HM62W4100HJP-12 | 4M High Speed SRAM (1-Mword x 4-bit) |
| HM62W4100HJP-15 | 4M High Speed SRAM (1-Mword x 4-bit) |
| HM62W4100HLJP-12 | 4M High Speed SRAM (1-Mword x 4-bit) |
| HM62W4100HLJP-15 | 4M High Speed SRAM (1-Mword x 4-bit) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HM62W4100HJP15 | 制造商:Renesas Electronics Corporation 功能描述: |
| HM62W8512BLFP-5 | 制造商:HITACHI 功能描述: |
| HM62W8512BLTTI7 | 制造商:Hitachi 功能描述: |
| HM-630 | 制造商:Black Box Corporation 功能描述:FACE PLATE:HM-STAINLESS |
| HM63021FP | 制造商:Panasonic Industrial Company 功能描述:IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。