參數(shù)資料
型號(hào): HM624100HLJP-15
廠商: Hitachi,Ltd.
英文描述: 4M High Speed SRAM (1-Mword x 4-bit)
中文描述: 4分高速SRAM(1 - Mword × 4位)
文件頁(yè)數(shù): 6/13頁(yè)
文件大?。?/td> 74K
代理商: HM624100HLJP-15
HM624100H Series
6
AC Characteristics
(Ta = 0 to +70
°
C, V
CC
= 5.0 V
±
10 %, unless otherwise noted.)
Test Conditions
Input pulse levels: 3.0 V/0.0 V
Input rise and fall time: 3 ns
Input and output timing reference levels: 1.5 V
Output load: See figures (Including scope and jig)
Dout
255
480
5 V
5 pF
Output load (B)
(for t
CLZ
, t
OLZ
, t
CHZ
, t
OHZ
, t
WHZ
, and t
OW
)
Dout
RL=50
Output load (A)
1.5 V
Zo=50
Read Cycle
HM624100H
-10
-12
-15
Parameter
Symbol Min
Max
Min
Max
Min
Max
Unit
Notes
Read cycle time
t
RC
t
AA
t
ACS
t
OE
t
OH
t
CLZ
t
OLZ
t
CHZ
t
OHZ
10
12
15
ns
Address access time
10
12
15
ns
Chip select access time
10
12
15
ns
Output enable to outpput valid
5
6
7
ns
Output hold from address change
3
3
3
ns
Chip select to output in low-Z
3
3
3
ns
1
Output enable to output in low-Z
0
0
0
ns
1
Chip deselect to output in high-Z
5
6
7
ns
1
Output disable to output in high-Z
5
6
7
ns
1
相關(guān)PDF資料
PDF描述
HM624256A 262144-word ×4-bit High Speed CMOS Static RAM(262144字 ×4位高速CMOS SRAM)
HM6264AFP-10 Dual J-K Negative-Edge-Triggered Flip-Flops With Preset And Clear 16-CDIP -55 to 125
HM6264AFP-10T Dual J-K Negative-Edge-Triggered Flip-Flops With Preset And Clear 16-CFP -55 to 125
HM6264AFP-12 8192-word x 8-bit High Speed CMOS Static RAM
HM6264AFP-12T 8192-word x 8-bit High Speed CMOS Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HM624100JLP-30 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SRAM
HM624100JLP-35 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SRAM
HM624100JLP-45 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SRAM
HM624100JP-25 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SRAM
HM624100JP-30 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x4 SRAM