- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370619 > HM5165805FJ-6 (Hitachi,Ltd.) 64 MEDO DRAM (8-Mword X 8-bit) 8 k Refresh/4 k Refresh PDF資料下載
參數(shù)資料
| 型號(hào)： | HM5165805FJ-6 |
| 廠(chǎng)商： | Hitachi,Ltd. |
| 英文描述： | 64 MEDO DRAM (8-Mword X 8-bit) 8 k Refresh/4 k Refresh |
| 中文描述： | 64目等內(nèi)存（8 Mword × 8位）8畝刷新/ 4畝刷新 |
| 文件頁(yè)數(shù)： | 15/35頁(yè) |
| 文件大?。?/td> | 490K |
| 代理商： | HM5165805FJ-6 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)
HM5164805F Series, HM5165805F Series
15
Self Refresh Mode
(L-version)
HM5164805FL/HM5165805FL
-5
-6
Parameter
RAS
pulse width (self refresh)
RAS
precharge time (self refresh)
CAS
hold time (self refresh)
Notes: 1. AC measurements assume t
T
= 2 ns.
2. An initial pause of 200
μ
s is required after power up followed by a minimum of eight initialization
cycles (any combination of cycles containing
RAS
-only refresh or
CAS
-before-
RAS
refresh).
3. Operation with the t
(max) limit insures that t
(max) can be met, t
(max) is specified as a
reference point only; if t
is greater than the specified t
RCD
(max) limit, than the access time is
controlled exclusively by t
CAC
.
4. Operation with the t
(max) limit insures that t
(max) can be met, t
(max) is specified as a
reference point only; if t
is greater than the specified t
RAD
(max) limit, then access time is
controlled exclusively by t
AA
.
5. Either t
OED
or t
CDD
must be satisfied.
6. Either t
DZO
or t
DZC
must be satisfied.
7. V
(min) and V
(max) are reference levels for measuring timing of input signals. Also, transition
times are measured between V
IH
(min) and V
IL
(max).
8. Assumes that t
≤
t
(max) and t
≤
t
RAD
(max). If t
or t
is greater than the maximum
recommended value shown in this table, t
RAC
exceeds the value shown.
9. Measured with a load circuit equivalent to 1 TTL loads and 100 pF.
10.Assumes that t
RCD
≥
t
RCD
(max) and t
RCD
+ t
CAC
(max)
≥
t
RAD
+ t
AA
(max).
11.Assumes that t
RAD
≥
t
RAD
(max) and t
RCD
+ t
CAC
(max)
≤
t
RAD
+ t
AA
(max).
12.Either t
RCH
or t
RRH
must be satisfied for a read cycles.
13.t
(max), t
(max), t
(max) and t
(max) define the time at which the outputs achieve the
open circuit condition and are not referred to output voltage levels.
14.t
, t
, t
, t
and t
are not restrictive operating parameters. They are included in the
data sheet as electrical characteristics only; if t
≥
t
(min), the cycle is an early write cycle
and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t
RWD
≥
t
RWD
(min), t
CWD
≥
t
CWD
(min), and t
AWD
≥
t
AWD
(min), or t
CWD
≥
t
CWD
(min), t
AWD
≥
t
AWD
(min) and t
CPW
≥
t
selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out
(at access time) is indeterminate.
15.t
and t
are referred to
CAS
leading edge in early write cycles and to
WE
leading edge in
delayed write or read-modify-write cycles.
16.t
RASP
defines
RAS
pulse width in EDO page mode cycles.
17.Access time is determined by the longest among t
AA
, t
CAC
and t
CPA
.
18.In delayed write or read-modify-write cycles,
OE
must disable output buffer prior to applying data
to the device.
19.When output buffers are enabled once, sustain the low impedance state until valid data is
obtained. When output buffer is turned on and off within a very short time, generally it causes
large V
CC
/V
SS
line noise, which causes to degrade V
IH
min/V
IL
max level.
Symbol
Min
Max
Min
Max
Unit
Notes
t
RASS
t
RPS
t
CHS
100
—
100
—
μ
s
25
90
—
110
—
ns
25
–50
—
–50
—
ns
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HM5164805FLTT-5 | 64 MEDO DRAM (8-Mword X 8-bit) 8 k Refresh/4 k Refresh |
| HM5165805FLTT-5 | 64 MEDO DRAM (8-Mword X 8-bit) 8 k Refresh/4 k Refresh |
| HM5165805F | 64 MEDO DRAM (8-Mword X 8-bit) 8 k Refresh/4 k Refresh |
| HM5165805FJ | 64 MEDO DRAM (8-Mword X 8-bit) 8 k Refresh/4 k Refresh |
| HM5165805FL | 64 MEDO DRAM (8-Mword X 8-bit) 8 k Refresh/4 k Refresh |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HM51680J | 制造商:TT Electronics / BI Technologies 功能描述:Ind Power Wirewound 68uH 5% 1KHz 3.3A AXL |
| HM51-680J | 制造商:BI Technologies (TT electronics) 功能描述:Ind Power Wirewound 68uH 5% 1KHz 3.3A AXL |
| HM51-680JLF | 制造商:BITECH 制造商全稱(chēng):Bi technologies 功能描述:Axially Leaded Miniature Power Inductors |
| HM51680K | 制造商:TT Electronics / BI Technologies 功能描述:Ind Power Wirewound 68uH 10% 1KHz 3.3A AXL |
| HM51-680K | 制造商:BI Technologies (TT electronics) 功能描述:Ind Power Wirewound 68uH 10% 1KHz 3.3A AXL |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。