參數(shù)資料
型號: HIP6301VCBZ-T
廠商: INTERSIL CORP
元件分類: 穩(wěn)壓器
英文描述: 100000 SYSTEM GATE 1.8 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN
中文描述: SWITCHING CONTROLLER, 1500 kHz SWITCHING FREQ-MAX, PDSO20
封裝: LEAD FREE, PLASTIC, MS-013AC, SOIC-20
文件頁數(shù): 13/20頁
文件大?。?/td> 518K
代理商: HIP6301VCBZ-T
13
FN9034.2
December 27, 2004
Current Sensing and Balancing
Overview
The HIP6301V and HIP6302V sample the on-state voltage
drop across each synchronous MOSFET, Q2, as an
indication of the inductor current in that phase, see Figure 9.
Neglecting AC effects (to be discussed later), the voltage
drop across Q2 is simply r
DS(ON)
(Q2) x
inductor current (I
L
).
Note that I
L
, the inductor current, is either 1/2, 1/3, or 1/4 of
the total current (I
LT
), depending on how many phases are
in use.
The voltage at Q2’s drain, the PHASE node, is applied to the
R
ISEN
resistor to develop the I
ISEN
current through the ISEN
pin. This pin is held at virtual ground, so the current through
R
ISEN
is
.
I
L
The I
ISEN
current provides information to perform the
following functions:
1. Detection of an overcurrent condition
2. Reduce the regulator output voltage with increasing load
current (droop)
3. Balance the I
L
currents in multiple channels
Over-Current, Selecting R
ISEN
The current detected through the R
ISEN
resistor is averaged
with the current(s) detected in the other 1, 2, or 3 channels.
The averaged current is compared with a trimmed, internally
generated current, and used to detect an overcurrent
condition.
The nominal current through the R
ISEN
resistor should be
50
μ
A at full output load current, and the nominal trip point for
overcurrent detection is 165% of that value, or 82.5
μ
A.
I
Therefore,
.
For a full load of 25A per phase, and an r
DS(ON)
(Q2) of
4m
, R
ISEN
= 2k
.
The overcurrent trip point would be 165% of 25A, or ~ 41A
per phase. The R
ISEN
value can be adjusted to change the
overcurrent trip point, but it is suggested to stay within ±25%
of nominal.
Droop, Selection of R
IN
The average of the currents detected through the R
ISEN
resistors is also steered to the FB pin. There is no DC return
path connected to the FB pin except for R
IN
, so the average
FIGURE 9. SIMPLIFIED FUNCTIONAL BLOCK DIAGRAM SHOWING CURRENT AND VOLTAGE SAMPLING
CURRENT
SENSING
COMPARATOR
PWM
CIRCUIT
AVERAGING
CURRENT
SENSING
FROM
OTHER
CHANNELS
SAWTOOTH
GENERATOR
+
DIFFERENCE
RISEN
+
CORRECTION
ERROR
AMPLIFIER
FB
COMP
REFERENCE
DAC
TO OTHER
CHANNELS
ISEN
RIN
RFB
Cc
VCORE
Q1
Q2
COMPARATOR
REFERENCE
TO OVER
CURRENT
TRIP
L01
PHASE
INDUCTOR
CURRENT(S)
FROM
OTHER
CHANNELS
PWM
IL
HIP6301V
C
R
VIN
ONLY ONE OUTPUT
STAGE SHOWN
HIP6601
-
-
-
+
-
+
-
+
r
------------------------------------
Q2
(
)
=
R
ISEN
(
----------------------------------------------
)
r
Q2
(
)
=
HIP6301V, HIP6302V
相關(guān)PDF資料
PDF描述
HIP6301VCBZA Microprocessor CORE Voltage Regulator Multi-Phase Buck PWM Controller
HIP6301VCBZA-T 150000 SYSTEM GATE 2.5 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN
HIP6301V Microprocessor CORE Voltage Regulator Multi-Phase Buck PWM Controller
HIP6301VCB Microprocessor CORE Voltage Regulator Multi-Phase Buck PWM Controller
HIP6301VCB-T Microprocessor CORE Voltage Regulator Multi-Phase Buck PWM Controller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HIP6302 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Microprocessor CORE Voltage Regulator Multi-Phase Buck PWM Controller
HIP6302_04 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Microprocessor CORE Voltage Regulator Multi-Phase Buck PWM Controller
HIP6302CB 功能描述:IC REG CTRLR BUCK PWM 16-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - DC DC 切換控制器 系列:- 標準包裝:4,000 系列:- PWM 型:電壓模式 輸出數(shù):1 頻率 - 最大:1.5MHz 占空比:66.7% 電源電壓:4.75 V ~ 5.25 V 降壓:是 升壓:無 回掃:無 反相:無 倍增器:無 除法器:無 Cuk:無 隔離:無 工作溫度:-40°C ~ 85°C 封裝/外殼:40-VFQFN 裸露焊盤 包裝:帶卷 (TR)
HIP6302CB-T 功能描述:電流型 PWM 控制器 MPU CORE Volt Reg RoHS:否 制造商:Texas Instruments 開關(guān)頻率:27 KHz 上升時間: 下降時間: 工作電源電壓:6 V to 15 V 工作電源電流:1.5 mA 輸出端數(shù)量:1 最大工作溫度:+ 105 C 安裝風格:SMD/SMT 封裝 / 箱體:TSSOP-14
HIP6302CB-TS2495 制造商:Intersil Corporation 功能描述:SWITCHING CONTROLLER, 1500 kHz SWITCHING FREQ-MAX, PDSO16