- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385382 > HIP6004E (Intersil Corporation) Buck and Synchronous-Rectifier (PWM) Controller and Output Voltage Monitor PDF資料下載
參數(shù)資料
| 型號： | HIP6004E |
| 廠商： | Intersil Corporation |
| 英文描述： | Buck and Synchronous-Rectifier (PWM) Controller and Output Voltage Monitor |
| 中文描述： | 巴克和同步整流（PWM）控制器和輸出電壓監(jiān)視器 |
| 文件頁數(shù)： | 5/12頁 |
| 文件大?。?/td> | 317K |
| 代理商： | HIP6004E |
5
PGND (Pin 16)
This is the power ground connection. Tie the lower MOSFET
source to this pin.
LGATE (Pin 17)
Connect LGATE to the lower MOSFET gate. This pin
provides the gate drive for the lower MOSFET.
VCC (Pin 18)
Provide a 12V bias supply for the chip to this pin.
OVP (Pin 19)
The OVP pin can be used to drive an external SCR in the
event of an overvoltage condition. Output rising 15% more
than the DAC-set voltage triggers a high output on this pin
and disables PWM gate drive circuitry.
RT (Pin 20)
This pin provides oscillator switching frequency adjustment.
By placing a resistor (R
T
) from this pin to GND, the nominal
200kHz switching frequency is increased according to the
following equation:
Conversely, connecting a pull-up resistor (R
T
) from this pin
to V
CC
reduces the switching frequency according to the
following equation:
RT pin has a constant voltage of 1.26V typically.
Functional Description
Initialization
The HIP6004E automatically initializes upon receipt of power.
Special sequencing of the input supplies is not necessary. The
Power-On Reset (POR) function continually monitors the input
supply voltages. The POR monitors the bias voltage at the VCC
pin and the input voltage (V
IN
) on the OCSET pin. The level on
OCSET is equal to V
IN
less a fixed voltage drop (see over-
current protection). The POR function initiates soft-start
operation after both input supply voltages exceed their POR
thresholds. For operation with a single +12V power source, V
IN
and V
CC
are equivalent and the +12V power source must
exceed the rising VCC threshold before POR initiates operation.
Soft Start
The POR function initiates the soft-start sequence. An internal
10
μ
A current source charges an external capacitor (C
SS
) on
the SS pin to 4V. Soft start clamps the error amplifier output
(COMP pin) and reference input (+ terminal of error amp) to the
SS pin voltage. Figure 3 shows the soft-start interval with
C
SS
= 0.1
μ
F. Initially the clamp on the error amplifier (COMP
pin) controls the converter’s output voltage. At t
1
in Figure 3,
the SS voltage reaches the valley of the oscillator’s triangle
wave. The oscillator’s triangular waveform is compared to the
ramping error amplifier voltage. This generates PHASE pulses
of increasing width that charge the output capacitor(s). This
interval of increasing pulse width continues to t
2
. With sufficient
output voltage, the clamp on the reference input controls the
output voltage. This is the interval between t
2
and t
3
in Figure 3.
At t
3
the SS voltage exceeds the DACOUT voltage and the
output voltage is in regulation. This method provides a rapid
and controlled output voltage rise. The PGOOD signal toggles
‘high’ when the output voltage (VSEN pin) is within
±
10% of
DACOUT. The 2% hysteresis built into the power good
comparators prevents PGOOD oscillation due to nominal
output voltage ripple.
Overcurrent Protection
The overcurrent function protects the converter from a shorted
output by using the upper MOSFET’s on-resistance, r
DS(ON)
to monitor the current. This method enhances the converter’s
efficiency and reduces cost by eliminating a current sensing
resistor.
The overcurrent function cycles the soft-start function in a
hiccup mode to provide fault protection. A resistor (R
OCSET
)
programs the overcurrent trip level. An internal 200
μ
A current
Fs
200kHz
6
T
)
--------------------
+
≈
(R
T
to GND)
Fs
200kHz
7
T
)
--------------------
–
≈
(R
T
to 12V)
0V
0V
0V
TIME (5ms/DIV.)
SOFT-START
(1V/DIV.)
OUTPUT
VOLTAGE
(1V/DIV.)
t
2
t
3
PGOOD
(2V/DIV.)
t
1
FIGURE 3. SOFT START INTERVAL
O
S
0A
0V
TIME (20ms/DIV.)
5A
10A
15A
2V
4V
FIGURE 4. OVER-CURRENT OPERATION
HIP6004E
相關PDF資料 |
PDF描述 |
|---|---|
| HIP6004ECB | Buck and Synchronous-Rectifier (PWM) Controller and Output Voltage Monitor |
| HIP6004ECV | Buck and Synchronous-Rectifier (PWM) Controller and Output Voltage Monitor |
| HIP6013 | FPGA - 100000 SYSTEM GATE 2.5 VOLT - NOT RECOMMENDED for NEW DESIGN |
| HIP6013CB | FPGA - 100000 SYSTEM GATE 2.5 VOLT - NOT RECOMMENDED for NEW DESIGN |
| HIP6014 | Buck and Synchronous-Rectifier (PWM) Controller and Output Voltage Monitor |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HIP6004ECB | 功能描述:IC CTRLR PWM VOLTAGE MON 20-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,000 系列:- 應用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應商設備封裝:42-WLP 包裝:帶卷 (TR) |
| HIP6004ECB-T | 功能描述:IC CTRLR PWM VOLTAGE MON 20-SOIC RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,000 系列:- 應用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應商設備封裝:42-WLP 包裝:帶卷 (TR) |
| HIP6004ECBZ | 功能描述:電壓模式 PWM 控制器 BUCK & SYNCHCTPWMCNTRLR RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓撲結(jié)構(gòu):Buck 輸出電壓:34 V 輸出電流: 開關頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel |
| HIP6004ECBZ-T | 功能描述:電壓模式 PWM 控制器 BUCK & SYNCH -RECT PWMCNTRLR & OUTPUT RoHS:否 制造商:Texas Instruments 輸出端數(shù)量:1 拓撲結(jié)構(gòu):Buck 輸出電壓:34 V 輸出電流: 開關頻率: 工作電源電壓:4.5 V to 5.5 V 電源電流:600 uA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C 封裝 / 箱體:WSON-8 封裝:Reel |
| HIP6004ECV | 功能描述:IC CTRLR PWM VOLTAGE MON 20TSSOP RoHS:否 類別:集成電路 (IC) >> PMIC - 穩(wěn)壓器 - 專用型 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,000 系列:- 應用:電源，ICERA E400，E450 輸入電壓:4.1 V ~ 5.5 V 輸出數(shù):10 輸出電壓:可編程 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:42-WFBGA，WLCSP 供應商設備封裝:42-WLP 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。