參數(shù)資料
型號: HIP4080IP
廠商: INTERSIL CORP
元件分類: 功率晶體管
英文描述: 80V/2.5A Peak, High Frequency Full Bridge FET Driver
中文描述: 2.6 A FULL BRDG BASED MOSFET DRIVER, PDIP20
封裝: PLASTIC, MS-001AD, DIP-20
文件頁數(shù): 16/19頁
文件大?。?/td> 227K
代理商: HIP4080IP
16
Supplemental Information for HIP4080
and HIP4081 Power-Up Application
The HIP4080 and HIP4081 H-Bridge Driver ICs require
external circuitry to assure reliable start-up conditions of the
upper drivers. If not addressed in the application, the
H-bridge power MOSFETs may be exposed to shoot-
through current, possibly leading to MOSFET failure. Follow-
ing the instructions below will result in reliable start-up.
HIP4081
The HIP4081 has four inputs, one for each output. Outputs
ALO and BLO are directly controlled by input ALI and BLI.
By holding ALI and BLI low during start-up no shoot-through
conditions can occur. To set the latches to the upper drivers
such that the driver outputs, AHO and BHO, are off, the DIS
pin must be toggled from low to high after power is applied.
This is accomplished with a simple resistor divider, as shown
below in Figure 36. As the V
DD
/V
CC
supply ramps from zero
up, the DIS voltage is below its input threshold of 1.7V due to
the R1/R2 resistor divider. When V
DD
/V
CC
exceeds approxi-
mately 9V to 10V, DIS becomes greater than the input
threshold and the chip disables all outputs. It is critical that
ALI and BLI be held low prior to DIS reaching its threshold
level of 1.7V while V
DD
/V
CC
is ramping up, so that shoot
through is avoided. After power is up the chip can be
enabled by the ENABLE signal which pulls the DIS pin low.
HIP4080
The HIP4080 does not have an input protocol like the
HIP4081 that keeps both lower power MOSFETs off other
than through the DIS pin. IN+ and IN- are inputs to a com-
parator that control the bridge in such a way that only one of
the lower power devices is on at a time, assuming DIS is low.
However, keeping both lower MOSFETs off can be accom-
plished by controlling the lower turn-on delay pin, LDEL,
while the chip is enabled, as shown in Figure 37. Pulling
LDEL to V
DD
will indefinitely delay the lower turn-on delays
through the input comparator and will keep the lower MOS-
FETs off. With the lower MOSFETs off and the chip enabled,
i.e., DIS = low, IN+ or IN- can be switched through a full
cycle, properly setting the upper driver outputs. Once this is
accomplished, LDEL is released to its normal operating
point. It is critical that IN+/IN- switch a full cycle while LDEL
is held high, to avoid shoot-through. This start-up procedure
can be initiated by the supply voltage and/or the chip enable
command by the circuit in Figure 37.
FIGURE 36.
FIGURE 37.
11
12
13
14
15
16
17
18
20
19
10
9
8
7
6
5
4
3
2
1 BHB
BHI
DIS
V
SS
BLI
ALI
HDEL
AHI
LDEL
AHB
BHO
BLO
BLS
V
DD
V
CC
ALS
BHS
ALO
AHS
AHO
3.3K
R2
ENABLE
R1
15K
11
12
13
14
15
16
17
18
20
19
10
9
8
7
6
5
4
3
2
1 BHB
BHI
DIS
V
SS
BLI
ALI
HDEL
AHI
LDEL
AHB
BHO
BLO
BLS
V
DD
V
CC
ALS
BHS
ALO
AHS
AHO
3.3K
R2
R1
15K
ENABLE
11
12
13
14
15
16
17
18
20
19
10
9
8
7
6
5
4
3
2
1 BHB
HEN
DIS
V
SS
OUT
IN+
HDEL
IN-
LDEL
AHB
BHO
BLO
BLS
V
DD
V
CC
ALS
BHS
ALO
AHS
AHO
100K
RDEL
RDEL
V
DD
0.1
μ
F
2N3906
V
DD
ENABLE
V
DD
56K
8.2V
56K
100K
HIP4080
相關(guān)PDF資料
PDF描述
HIP4081A 30000 SYSTEM GATE 3.3 VOLT LOGIC CELL AR - NOT RECOMMENDED for NEW DESIGN
HIP4081AIP 30000 SYSTEM GATE 3.3 VOLT LOGIC CELL AR - NOT RECOMMENDED for NEW DESIGN
HIP4081AIB 80V/2.5A Peak, High Frequency Full Bridge FET Driver
HIP4083 80V, 300mA Three Phase High Side Driver
HIP4083AB 30000 SYSTEM GATE 3.3 VOLT LOGIC CELL AR - NOT RECOMMENDED for NEW DESIGN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HIP4080IPR3163 制造商:Rochester Electronics LLC 功能描述:- Bulk
HIP4081 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:80V/2.5A Peak, High Frequency Full Bridge FET Driver
HIP4081 WAF 制造商:Intersil Corporation 功能描述:
HIP4081A 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:80V/2.5A Peak, High Frequency Full Bridge FET Driver
HIP4081A_04 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:80V/2.5A Peak, High Frequency Full Bridge FET Driver