參數(shù)資料
型號: HIP4080
廠商: Intersil Corporation
英文描述: 80V/2.5A Peak, High Frequency Full Bridge FET Driver
中文描述: 80V/2.5A峰值,高頻全橋FET驅(qū)動器
文件頁數(shù): 13/19頁
文件大?。?/td> 227K
代理商: HIP4080
13
HIP4080 Power-up Application Information
The HIP4080 H-Bridge Driver IC requires external circuitry
to assure reliable start-up conditions of the upper drivers. If
not addressed in the application, the H-Bridge power MOS-
FETs may be exposed to shoot-through current, possibly
leading to MOSFET failure. Following the instructions below
will result in reliable start-up.
The HIP4080 does not have an input protocol like the
HIP4081 that keeps both lower power MOSFETs off other
than through the DIS pin. IN+ and IN- are inputs to a com-
parator that control the bridge in such a way that only one of
the lower power devices is on at a time, assuming DIS is low.
However, keeping both lower MOSFETs off can be accom-
plished by controlling the lower turn-on delay pin, LDEL,
while the chip is enabled, as shown in Figure 32. Pulling
LDEL to V
DD
will indefinitely delay the lower turn-on delays
through the input comparator and will keep the lower MOS-
FETs off. With the lower MOSFETs off and the chip enabled,
i.e. DIS = low, IN+ or IN- can be switched through a full
cycle, properly setting the upper driver outputs. Once this is
accomplished, LDEL is released to its normal operating
point. It is critical that IN+/IN- switch a full cycle while LDEL
is held high, to avoid shoot-through. This start-up procedure
can be initiated by the supply voltage and/or the chip enable
command by the circuit in Figure 32.
11
12
13
14
15
16
17
18
20
19
10
9
8
7
6
5
4
3
2
1 BHB
HEN
DIS
V
SS
OUT
IN+
HDEL
IN-
LDEL
AHB
BHO
BLO
BLS
V
DD
V
CC
ALS
BHS
ALO
AHS
AHO
100K
RDEL
RDEL
V
DD
0.1
μ
F
2N3906
V
DD
ENABLE
V
DD
56K
8.2V
56K
100K
FIGURE 32.
V
DD
DIS
LDEL
=10ms
t1
t2
8.3V TO 9.1V (ASSUMING 5% ZENER TOLERANCE)
12V, FINAL VALUE
5.1V
NOTES:
2. Between t1 and t2 the IN+ and IN- inputs must cause the OUT pin to go through one complete cycle (transition order is not important). If
the ENABLE pin is low after the under-voltage circuit is satisfied, the ENABLE pin will initiate the 10ms time delay during which the IN+
and IN- pins must cycle at least once.
3. Another product, HIP4080A, incorporates undervoltage circuitry which eliminates the need for the above power up circuitry.
FIGURE 33. TIMING DIAGRAM FOR FIGURE 32
HIP4080
相關(guān)PDF資料
PDF描述
HIP4080IB 80V/2.5A Peak, High Frequency Full Bridge FET Driver
HIP4080IP 80V/2.5A Peak, High Frequency Full Bridge FET Driver
HIP4081A 30000 SYSTEM GATE 3.3 VOLT LOGIC CELL AR - NOT RECOMMENDED for NEW DESIGN
HIP4081AIP 30000 SYSTEM GATE 3.3 VOLT LOGIC CELL AR - NOT RECOMMENDED for NEW DESIGN
HIP4081AIB 80V/2.5A Peak, High Frequency Full Bridge FET Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HIP4080_03 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:80V/2.5A Peak, High Frequency Full Bridge FET Driver
HIP4080A 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:80V/2.5A Peak, High Frequency Full Bridge FET Driver
HIP4080A/81AEVALZ 功能描述:電源管理IC開發(fā)工具 HIP4080A/81A EVAL ION BRD ROHS CMPLNT RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V
HIP4080A_04 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:80V/2.5A Peak, High Frequency Full Bridge FET Driver
HIP4080AEVAL 功能描述:EVALUATION BOARD HIP4080/4081 RoHS:否 類別:編程器,開發(fā)系統(tǒng) >> 過時/停產(chǎn)零件編號 系列:- 標準包裝:1 系列:- 傳感器類型:CMOS 成像,彩色(RGB) 傳感范圍:WVGA 接口:I²C 靈敏度:60 fps 電源電壓:5.7 V ~ 6.3 V 嵌入式:否 已供物品:成像器板 已用 IC / 零件:KAC-00401 相關(guān)產(chǎn)品:4H2099-ND - SENSOR IMAGE WVGA COLOR 48-PQFP4H2094-ND - SENSOR IMAGE WVGA MONO 48-PQFP