- 您現(xiàn)在的位置：買賣IC網 > PDF目錄385381 > HI5812KIP (HARRIS SEMICONDUCTOR) Silver Mica Capacitor; Capacitance:6200pF; Capacitance Tolerance:+/- 2%; Series:CD30; Voltage Rating:500VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:11.1mm; Leaded Process Compatible:Yes RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號： | HI5812KIP |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類： | ADC |
| 英文描述： | Silver Mica Capacitor; Capacitance:6200pF; Capacitance Tolerance:+/- 2%; Series:CD30; Voltage Rating:500VDC; Capacitor Dielectric Material:Mica; Termination:Radial Leaded; Lead Pitch:11.1mm; Leaded Process Compatible:Yes RoHS Compliant: Yes |
| 中文描述： | 12-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDIP24 |
| 文件頁數(shù)： | 9/13頁 |
| 文件大小： | 427K |
| 代理商： | HI5812KIP |
6-1797
Theory of Operation
HI5812 is a CMOS 12-Bit Analog-to-Digital Converter that
uses capacitor-charge balancing to successively approximate
the analog input. A binarily weighted capacitor network forms
the A/D heart of the device. See the block diagram for the
HI5812.
The capacitor network has a common node which is
connected to a comparator. The second terminal of each
capacitor is individually switchable to the input, V
REF
+ or
V
REF
-.
During the first three clock periods of a conversion cycle, the
switchable end of every capacitor is connected to the input
and the comparator is being auto-balanced at the capacitor
common node.
During the fourth period, all capacitors are disconnected
from the input; the one representing the MSB (D11) is
connected to the V
REF
+ terminal; and the remaining
capacitors to V
REF
-. The capacitor-common node, after the
charges balance out, will indicate whether the input was
above
1
/
2
of (V
REF
+ - V
REF
-). At the end of the fourth
period, the comparator output is stored and the MSB
capacitor is either left connected to V
REF
+ (if the comparator
was high) or returned to V
REF
-. This allows the next
comparison to be at either
3
/
4
or
1
/
4
of (V
REF
+ - V
REF
-).
At the end of periods 5 through 14, capacitors representing
D10 through D1 are tested, the result stored, and each
capacitor either left at V
REF
+ or at V
REF
-.
At the end of the 15th period, when the LSB (D0) capacitor is
tested, (D0) and all the previous results are shifted to the
output registers and drivers. The capacitors are reconnected
to the input, the comparator returns to the balance state, and
the data-ready output goes active. The conversion cycle is
now complete.
Analog Input
The analog input pin is a predominately capacitive load that
changes between the track and hold periods of the
conversion cycle. During hold, clock period 4 through 15, the
input loading is leakage and stray capacitance, typically less
than 5
μ
A and 20pF.
At the start of input tracking, clock period 1, some charge is
dumped back to the input pin. The input source must have
low enough impedance to dissipate the current spike by the
end of the tracking period as shown in Figure 18. The
amount of charge is dependent on supply and input
voltages. The average current is also proportional to clock
frequency.
TABLE 1. PIN DESCRIPTIONS
PIN NO.
NAME
DESCRIPTION
1
DRDY
Output flag signifying new data is available.
Goes high at end of clock period 15. Goes low
when new conversion is started.
2
D0
Bit 0 (Least Significant Bit, LSB).
3
D1
Bit 1.
4
D2
Bit 2.
5
D3
Bit 3.
6
D4
Bit 4.
7
D5
Bit 5.
8
D6
Bit 6.
9
D7
Bit 7.
10
D8
Bit 8.
11
D9
Bit 9.
12
V
SS
Digital Ground (0V).
13
D10
Bit 10.
14
D11
Bit 11 (Most Significant Bit, MSB).
15
OEM
Three-State Enable for D4-D11. Active low input.
16
V
AA
-
Analog Ground, (0V).
17
V
AA
+
Analog Positive Supply. (+5V) (See text.)
18
V
IN
Analog Input.
19
V
REF
+
Reference Voltage Positive Input, sets 4095
code end of input range.
20
V
REF
-
Reference Voltage Negative Input, sets 0 code
end of input range.
21
STRT
Start Conversion Input Active Low, recognized
after end of clock period 15.
22
CLK
CLK Input or Output. Conversion functions are
synchronized to positive going edge. (See
text.)
23
OEL
Three-State Enable for D0 D3. Active Low Input.
24
V
DD
Digital Positive Supply (+5V).
20mA
10mA
0mA
5V
0V
5V
0V
I
IN
CLK
DRDY
200ns/DIV.
CONDITIONS: V
DD
= V
AA
+ = 5.0V, V
REF
+ = 4.608V,
V
IN
= 4.608V, CLK = 750kHz, T
A
= 25
o
C
FIGURE 18. TYPICAL ANALOG INPUT CURRENT
HI5812
相關PDF資料 |
PDF描述 |
|---|---|
| HI5860 | 12-Bit, 130MSPS, High Speed D/A Converter(12位,130MHz,高速D/A轉換器) |
| HI5905QML | 14 Bits 5MSPS Military A/D Converter(14位、5MSPS軍用ADC) |
| HI5905 | 14-Bit, 5 MSPS A/D Converter |
| HI5905IN | 14-Bit, 5 MSPS A/D Converter |
| HI5905N | 14-Bit, 5 MSPS, Military A/D Converter |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HI5812KIPS2267 | 制造商:Harris Corporation 功能描述: 制造商:Intersil Corporation 功能描述: |
| HI5813 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 3.3V, 25 Microsecond, 12-Bit, Sampling A/D Converter with Internal Track and Hold |
| HI5813_01 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 3.3V, 25 Microsecond, 12-Bit, Sampling A/D Converter with Internal Track and Hold |
| HI5813J1B | 制造商:Harris Corporation 功能描述: |
| HI5813JIB | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。