- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9753 > HI5812JIB (Intersil)ADC 12BIT 50KSPS 1.5LSB 24-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | HI5812JIB |
| 廠商： | Intersil |
| 文件頁數(shù)： | 4/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | ADC 12BIT 50KSPS 1.5LSB 24-SOIC |
| 標(biāo)準(zhǔn)包裝： | 30 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 50k |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 25mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-SOIC |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個(gè)單端，單極 |
12
Depending on how long the clock was shut off, the low
portion of clock period 2 may be longer than during the
remaining cycles.
The input will continue to track until the end of period 3, the
same as when free running.
Figure 2 illustrates the same operation as above but with an
external clock. If STRT is removed (at least tRSTRT) before
clock period 2, a low signal applied to STRT will drop the
DRDY flag as before, and with the first positive-going clock
edge that meets the (tSUSTRT) setup time, the converter will
continue with clock period 3.
Clock
The HI5812 can operate either from its internal clock or from
one externally supplied. The CLK pin functions either as the
clock output or input. All converter functions are
synchronized with the rising edge of the clock signal.
Figure 21 shows the configuration of the internal clock. The
clock output drive is low power: if used as an output, it
should not have more than 1 CMOS gate load applied, and
stray wiring capacitance should be kept to a minimum.
The internal clock will shut down if the A/D is not restarted
after a conversion. The clock could also be shut down with
an open collector driver applied to the CLK pin. This should
only be done during the sample portion (the first three clock
periods) of a conversion cycle, and might be useful for using
the device as a digital sample and hold.
If an external clock is supplied to the CLK pin, it must have
sufficient drive to overcome the internal clock source. The
external clock can be shut off, but again, only during the
sample portion of a conversion cycle. At other times, it must
be above the minimum frequency shown in the
specifications. In the above two cases, a further restriction
applies in that the clock should not be shut off during the
third sample period for more than 1ms. This might cause an
internal charge-pump voltage to decay.
If the internal or external clock was shut off during the
conversion time (clock cycles 4 through 15) of the A/D, the
output might be invalid due to balancing capacitor droop.
An external clock must also meet the minimum tLOW and
tHIGH times shown in the specifications. A violation may
cause an internal miscount and invalidate the results.
Power Supplies and Grounding
VDD and VSS are the digital supply pins: they power all
internal logic and the output drivers. Because the output
drivers can cause fast current spikes in the VDD and VSS
lines, VSS should have a low impedance path to digital
ground and VDD should be well bypassed.
Except for VAA+, which is a substrate connection to VDD, all
pins have protection diodes connected to VDD and VSS.
Input transients above VDD or below VSS will get steered to
the digital supplies.
The VAA+ and VAA- terminals supply the charge-balancing
comparator only. Because the comparator is autobalanced
between conversions, it has good low-frequency supply
rejection. It does not reject well at high frequencies however;
VAA- should be returned to a clean analog ground and VAA+
should be RC decoupled from the digital supply as shown in
Figure 22.
There is approximately 50
of substrate impedance
between VDD and VAA+. This can be used, for example, as
part of a low-pass RC filter to attenuate switching supply
noise. A 10
F capacitor from VAA+ to ground would
attenuate 30kHz noise by approximately 40dB. Note that
back-to-back diodes should be placed from VDD to VAA+ to
handle supply to capacitor turn-on or turn-off current spikes.
Dynamic Performance
Fast Fourier Transform (FFT) techniques are used to
evaluate the dynamic performance of the A/D. A low
distortion sine wave is applied to the input of the A/D
converter. The input is sampled by the A/D and its output
stored in RAM. The data is than transformed into the
frequency domain with a 4096 point FFT and analyzed to
evaluate the converters dynamic performance such as SNR
and THD. See typical performance characteristics.
Signal-To-Noise Ratio
The signal to noise ratio (SNR) is the measured RMS signal
to RMS sum of noise at a specified input and sampling
frequency. The noise is the RMS sum of all except the
fundamental and the first five harmonic signals. The SNR is
dependent on the number of quantization levels used in the
converter. The theoretical SNR for an N-bit converter with no
differential or integral linearity error is: SNR = (6.02N + 1.76)
dB. For an ideal 12-bit converter the SNR is 74dB.
Differential and integral linearity errors will degrade SNR.
Signal-To-Noise + Distortion Ratio
SINAD is the measured RMS signal to RMS sum of noise
plus harmonic power and is expressed by the following:
OPTIONAL
CLK
INTERNAL
100k
18pF
CLOCK
ENABLE
EXTERNAL
CLOCK
FIGURE 21. INTERNAL CLOCK CIRCUITRY
SNR = 10 Log
Sinewave Signal Power
Total Noise Power
SINAD = 10 Log
Sinewave Signal Power
Noise + Harmonic Power (2nd - 6th)
HI5812
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| V375C36M150BL | CONVERTER MOD DC/DC 36V 150W |
| MC100EP116FAR2G | IC TCVR/DRVR HEX DIFF ECL 32LQFP |
| DS2181AQ | IC TXRX CEPT PRIMARY RATE 44PLCC |
| MAX1112EPP+ | IC ADC 8BIT LP 20-DIP |
| NB4N527SMNG | IC DRVR/RCVR/BUFF/XLATOR 16-QFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI5812JIBS2548 | 制造商:Intersil Corporation 功能描述: |
| HI5812JIBZ | 功能描述:ADC 12BIT 50KSPS 1.5LSB 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| HI5812JIBZ-T | 功能描述:ADC 12BIT SAMPL TRK&HOLD 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| HI5812JIJ | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:CMOS 20 Microsecond, 12-Bit, Sampling A/D Converter with Internal Track and Hold |
| HI5812JIP | 功能描述:ADC 12BIT 50KSPS 1.5LSB 24-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。