- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385380 > HI5762EVAL2 (Intersil Corporation) Dual 10-Bit, 60MSPS A/D Converter with Internal Voltage Reference PDF資料下載
參數(shù)資料
| 型號： | HI5762EVAL2 |
| 廠商： | Intersil Corporation |
| 英文描述： | Dual 10-Bit, 60MSPS A/D Converter with Internal Voltage Reference |
| 中文描述： | 雙10位，60MSPS的A / D轉(zhuǎn)換器內(nèi)部電壓基準 |
| 文件頁數(shù)： | 12/14頁 |
| 文件大?。?/td> | 133K |
| 代理商： | HI5762EVAL2 |
28
The analog input can be DC coupled (Figure 17) as long as
the inputs are within the analog input common mode voltage
range (0.25V
≤
VDC
≤
4.75V).
The resistors, R, in Figure 17 are not absolutely necessary
but may be used as load setting resistors. A capacitor, C,
connected from I/Q
IN
+ to I/Q
IN
- will help filter any high
frequency noise on the inputs, also improving performance.
Values around 20pF are sufficient and can be used on AC
coupled inputs as well. Note, however, that the value of
capacitor C chosen must take into account the highest
frequency component of the analog input signal.
Analog Input, Single-Ended Connection
The configuration shown in Figure 18 may be used with a
single ended AC coupled input.
Again, with V
RIN
connected to V
ROUT
, if V
IN
is a 1V
P-P
sinewave, then I/Q
IN
+ is a 1.0V
P-P
sinewave riding on a
positive voltage equal to VDC. The converter will be at positive
fullscalewhenI/Q
IN
+isatVDC + 0.5V (I/Q
IN
+ - I/Q
IN
- = +0.5V)
and will be at negative full scale when I/Q
IN
+ is equal to
VDC - 0.5V (I/Q
IN
+ - I/Q
IN
- = -0.5V). Sufficient headroom must
be provided such that the input voltage never goes above +5V
or below AGND. In this case, VDC could range between 0.5V
and 4.5V without a significant change in ADC performance.
The simplest way to produce VDC is to use the DC bias source,
I/QV
DC
, output of the HI5762.
The single ended analog input can be DC coupled
(Figure 19) as long as the input is within the analog input
common mode voltage range.
The resistor, R, in Figure 19 is not absolutely necessary but
may be used as a load setting resistor. A capacitor, C,
connected from I/Q
IN
+ to I/Q
IN
- will help filter any high
frequency noise on the inputs, also improving performance.
Values around 20pF are sufficient and can be used on AC
coupled inputs as well. Note, however, that the value of
capacitor C chosen must take into account the highest
frequency component of the analog input signal.
A single ended source may give better overall system
performance if it is first converted to differential before
driving the HI5762.
Sampling Clock Requirements
The HI5762 sampling clock input provides a standard high-
speed interface to external TTL/CMOS logic families.
In order to ensure rated performance of the HI5762, the duty
cycle of the clock should be held at 50%
±
5%. It must also
have low jitter and operate at standard TTL/CMOS levels.
Performance of the HI5762 will only be guaranteed at
conversion rates above 1MSPS (Typ). This ensures proper
performance of the internal dynamic circuits. Similarly, when
power is first applied to the converter, a maximum of 20
cycles at a sample rate above 1MSPS must be performed
before valid data is available.
Supply and Ground Considerations
The HI5762 has separate analog and digital supply and
ground pins to keep digital noise out of the analog signal
path. The digital data outputs also have a separate supply
pin, DV
CC3
, which can be powered from a 3.0V or 5.0V
supply. This allows the outputs to interface with 3.0V logic if
so desired.
The part should be mounted on a board that provides
separate low impedance connections for the analog and
digital supplies and grounds. For best performance, the
supplies to the HI5762 should be driven by clean, linear
regulated supplies. The board should also have good high
frequency decoupling capacitors mounted as close as
I/Q
IN
+
I/QV
DC
I/Q
IN
-
HI5762
V
IN
-
V
IN
R
R
C
VDC
VDC
FIGURE 17. DC COUPLED DIFFERENTIAL INPUT
I/Q
IN
+
I/Q
IN
-
HI5762
V
IN
VDC
R
FIGURE 18. AC COUPLED SINGLE ENDED INPUT
I/Q
IN
+
I/Q
IN
-
HI5762
V
DC
R
C
V
IN
V
DC
FIGURE 19. DC COUPLED SINGLE ENDED INPUT
HI5762
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HI5780JCQ | 10-Bit, 80 MSPS, High Speed, Low Power D/A Converter |
| HI5780 | 10-Bit, 80 MSPS, High Speed, Low Power D/A Converter |
| HI5780-EV | 10-Bit, 80 MSPS, High Speed, Low Power D/A Converter |
| HI5800-EV | 12-Bit, 3MSPS, Sampling A/D Converter |
| HI5800JCD | 12-Bit, 3MSPS, Sampling A/D Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HI5766 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:10-Bit, 60 MSPS A/D Converter |
| HI5766_05 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:10-Bit, 60MSPS A/D Converter |
| HI5766EVAL1 | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述: |
| HI5766KCA | 功能描述:IC ADC 10-BIT 60MSPS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| HI5766KCAZ | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC A/D 10-BIT 60MSPS 28 SSOP COM TEMP RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。