- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384419 > HI1172JCB (HARRIS SEMICONDUCTOR) 6-Bit, 20 MSPS,Video A/D Converter (CMOS) PDF資料下載
參數(shù)資料
| 型號： | HI1172JCB |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類： | ADC |
| 英文描述： | 6-Bit, 20 MSPS,Video A/D Converter (CMOS) |
| 中文描述： | 1-CH 6-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDSO16 |
| 文件頁數(shù)： | 7/7頁 |
| 文件大?。?/td> | 60K |
| 代理商： | HI1172JCB |
4-1068
All Intersil semiconductor products are manufactured, assembled and tested under
ISO9000
quality systems certification.
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate
and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which
may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see web site
http://www.intersil.com
Digital Output
Compatibility between analog input voltage and the digital
output code is indicated in the chart below.
Operation
(See Block Diagram and Waveform)
The HI1172 is a 2-step parallel system A/D converter
featuring a 3-bit upper comparators group and 2 lower com-
parators groups of 3-bit each. The reference voltage that is
equal to the voltage between V
RT
-V
RB
/8 is constantly
applied to the upper 3-bit comparator block. Voltage that cor-
responded to the upper data is fed through the reference
supply to the lower data.
This IC uses an offset cancel type comparator and operates
synchronously with an external clock. It features the follow-
ing operating modes which are respectively indicated on the
timing chart with S, H, C symbols, i.e., input sampling (auto
zero) mode, input hold mode and comparison mode.
The operation of respective parts is as indicated in the chart.
Input voltage Vi (1) is sampled with the falling edge of the
first clock by means of the upper comparator block and the
lower comparator A block.
The upper comparators block finalizes comparison data MD
(1) with the rising edge of the first clock. simultaneously the
reference supply generates the lower reference voltage RV
(1) that corresponded to the upper results. The lower com-
parator block finalizes comparison data LD (1) with the rising
edge of the second clock. MD (1) and LD (1) are combined
and output as Out (1) with the rising edge of the 3rd clock.
Accordingly there is a 2.5 clock delay from the analog input
sampling point to the digital data output.
Notes On Operation
V
DD
, V
SS
- To reduce noise effects, separate the analog
and digital systems close to the device. For both the digital
and analog V
DD
pins, use a ceramic capacitor of about
0.1
μ
F set as close as possible to the pin to bypass to the
respective GNDs.
Analog Input - Compared with a flash type A/D converter,
the input capacitance of the analog input is rather small.
However it is necessary to drive with an amplifier featuring
sufficient bandwidth and drive capability. When driving
with an amplifier of low output impedance, parasitic oscil-
lation may occur. That may be prevented by inserting a
resistance of about 100
in series between the amplifier
output and A/D input.
Clock Input - The clock line wiring should be as short as
possible. Also, to avoid any interference with other signals,
separate it from the other circuits.
Reference Input - Voltage between V
RT
to V
RB
is compat-
ible with the dynamic range of the analog input. By
bypassing V
RT
and V
RB
pins to GND with a capacitor of
about 0.1
μ
F, stable characteristics are obtained.
Timing - Analog input is sampled with the falling edge of
CLK and output as digital data with a delay of 2.5 clocks
and with the following rising edge. The delay from the
clock rising edge to the data output is about 18ns.
About Latch Up - It is necessary that AV
DD
and DV
DD
pins
to be the common source of power supply. This is to avoid
latch up due to the voltage difference between AV
DD
and
DV
DD
pins when power is ON.
INPUT SIGNAL
VOLTAGE
STEP
DIGITAL OUTPUT CODE
MSB
LSB
V
RT
0
1
1
1
1
1
1
31
1
0
0
0
0
1
32
0
1
1
1
1
1
V
RB
63
0
0
0
0
0
0
HI1172
相關PDF資料 |
PDF描述 |
|---|---|
| HI1172 | 6-Bit, 20MSPS, Video A/D Converter (CMOS)(6位、采樣速率為20MSPS的A/D轉換器) |
| HI1260 | Triple 8-Bit, 35 MSPS, RGB, 3-Channel D/A Converter |
| HI1260JCQ | Triple 8-Bit, 35 MSPS, RGB, 3-Channel D/A Converter |
| HI1276Y | 8-Bit 500 MSPS Flash A/D Converter |
| HI1276 | 8-Bit, 500 MSPS, Flash A/D Converter |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HI1172JCB-T | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| HI1172JCP | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Harris Corporation 功能描述: |
| HI1175 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:8-Bit, 20 MSPS, Flash A/D Converter |
| HI1175_05 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:8-Bit, 20 MSPS, Flash A/D Converter |
| HI1175-EV | 制造商:Intersil Corporation 功能描述:HI1175 EVALUATION PLATFORM - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。