- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367114 > HEF40161BF (NXP Semiconductors N.V.) 4-bit synchronous binary counter with asynchronous reset PDF資料下載
參數(shù)資料
| 型號： | HEF40161BF |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 通用總線功能 |
| 英文描述： | 4-bit synchronous binary counter with asynchronous reset |
| 中文描述： | 4位二進(jìn)制計(jì)數(shù)器同步與異步復(fù)位 |
| 文件頁數(shù)： | 2/10頁 |
| 文件大?。?/td> | 152K |
| 代理商： | HEF40161BF |
January 1995
2
Philips Semiconductors
Product specification
4-bit synchronous binary counter with
asynchronous reset
HEF40161B
MSI
DESCRIPTION
The HEF40161B is a fully synchronous edge-triggered
4-bit binary counter with a clock input (CP), an overriding
asynchronous master reset (MR), four parallel data inputs
(P
0
to P
3
), three synchronous mode control inputs (parallel
enable (PE), count enable parallel (CEP) and count enable
trickle (CET)), buffered outputs from all four bit positions
(O
0
to O
3
) and a terminal count output (TC).
Operation is fully synchronous (except for the MR input)
and occurs on the LOW to HIGH transition of CP. When
PE is LOW, the next LOW to HIGH transition of CP loads
data into the counter from P
0
to P
3
regardless of the levels
of CEP and CET inputs.
When PE is HIGH, the next LOW to HIGH transition of CP
advances the counter to its next state only if both CEP and
CET are HIGH; otherwise, no change occurs in the state
of the counter. TC is HIGH when the state of the counter is
15 (O
1
to O
3
= HIGH) and when CET is HIGH. A LOW on
MR sets all outputs (O
0
to O
3
and TC) LOW, independent
of the state of all other inputs. Multistage synchronous
counting is possible without additional components by
using a carry look-ahead counting technique; in this case,
TC is used to enable successive cascaded stages. CEP,
CET and PE must be stable only during the set-up time
before the LOW to HIGH transition of CP.
FAMILY DATA, I
DD
LIMITS category MSI
See Family Specifications
Fig.1 Functional diagram.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HEF40161BN | 4-bit synchronous binary counter with asynchronous reset |
| HEF40161BP | 4-bit synchronous binary counter with asynchronous reset |
| HEF40161BT | 4-bit synchronous binary counter with asynchronous reset |
| HEF40194B | 4-bit bidirectional universal shift register |
| HEF40194 | 4-bit bidirectional universal shift register |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HEF40161BN | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:4-bit synchronous binary counter with asynchronous reset |
| HEF40161BP | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:4-bit synchronous binary counter with asynchronous reset |
| HEF40161BPN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Synchronous Up Counter |
| HEF40161BT | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:4-bit synchronous binary counter with asynchronous reset |
| HEF40161BTD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Synchronous Up Counter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。