- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384397 > HDM8515 (HYNIX SEMICONDUCTOR INC) ANALOG IC - DATASHEET REFERENCE PDF資料下載
參數(shù)資料
| 型號(hào)： | HDM8515 |
| 廠商： | HYNIX SEMICONDUCTOR INC |
| 元件分類： | 通信及網(wǎng)絡(luò) |
| 英文描述： | ANALOG IC - DATASHEET REFERENCE |
| 中文描述： | SPECIALTY TELECOM CIRCUIT, PQFP100 |
| 封裝： | LQFP-100 |
| 文件頁(yè)數(shù)： | 56/75頁(yè) |
| 文件大?。?/td> | 272K |
| 代理商： | HDM8515 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)當(dāng)前第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)
56
18
Control Parameters for Viterbi and RS Decoders
Bit 0. Parallel or Serial Output
Controls the transport stream output of the 8515 to serial or parallel
mode.
“0” (default) means the 8515 MPEG output is parallel.
“1” means the 8515 MPEG output is serial. The LSB of the data
bus(data[0] - pin 98) is used as the serial output pin.
Bit 1. MPEG2 Data
“0” (default) means the incoming data is MPEG2 decoded. In this mode
a sync byte is expected every 188 bytes.
“1” means non-MPEG2 data. The Viterbi decoder doesn’t check the
existence of the sync byte.
Bit [4:2]. Depuncturing Rate
It defines the depuncturing rate of the Viterbi decoder. When
vb_autocode is disabled, the depuncturing rate is set to this value.
0 --- 1/2
1 --- 2/3
2 --- 3/4
3 --- 5/6
4 --- 7/8
5 --- 6/7
Bit 5. Viterbi Auto Decoding Mode
When this bit is set to 1, the Viterbi decoder automatically finds the
correct code rate of the incoming signal. When this bit is set to 0, the
code rate is set to the user-defined value at bit[4:2]. The default is 0.
Bit 6. DSS Mode
When this bit is set to 0, this device operates as DVB mode. When
this bit is set to 1, this device operates as DSS mode. In that case, the
roll-off factor of the Nyquist filter is set to 0.2. The default is 0 (DVB).
Bit 7. BPSK Mode
When this bit is set to 0, the demodulator assumes the incoming data
is QPSK-modulated. When this bit is set to 1, the demodulator
assumes the incoming data is BPSK-modulated.
Rate 1/2 Threshold Select
This seven bit parameter defines the threshold used in the Viterbi
decoder node synchronization process. For rate 1/2, the nominal value
is 30 (1EH).
19
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDM8515P | Operational Amplifier (Op-Amp) IC; Number of Amplifiers:4; Package/Case:14-DIP; Op Amp Type:Low Power; Single Supply Voltage Min (+V):3V; Dual Supply Voltage Max (+/- V):16V; Amplifier Type:Operational; Mounting Type:Through Hole |
| HE6SF200 | High efficiency super fast silicon rectifier diode |
| HE82005 | 8-BIT MICRO-CONTROLLER |
| HE82006 | 8-BIT MICRO-CONTROLLER |
| HE82015 | 8-BIT MICRO-CONTROLLER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDM8515P | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:DVB/DSS Compliant Receiver |
| HDM9010 | 制造商:SHOULDER 制造商全稱:SHOULDER 功能描述:Frequency Synthesizer |
| HDM9020 | 制造商:SHOULDER 制造商全稱:SHOULDER 功能描述:Frequency Synthesizer |
| HDM9030 | 制造商:SHOULDER 制造商全稱:SHOULDER 功能描述:Frequency Synthesizer |
| HDM9040 | 制造商:SHOULDER 制造商全稱:SHOULDER 功能描述:Frequency Synthesizer |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。