- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384397 > HDM8513A (Hynix Semiconductor Inc.) Linear Voltage Regulator IC; Package/Case:3-TO-92; Supply Voltage:30V; Output Voltage:5V; Current Rating:0.1A; Operating Temp. Max:70 C; Operating Temp. Min:0 C; Output Voltage Max:5V; Voltage Regulator Type:Positive Voltage PDF資料下載
參數(shù)資料
| 型號： | HDM8513A |
| 廠商： | Hynix Semiconductor Inc. |
| 元件分類： | 基準(zhǔn)電壓源/電流源 |
| 英文描述： | Linear Voltage Regulator IC; Package/Case:3-TO-92; Supply Voltage:30V; Output Voltage:5V; Current Rating:0.1A; Operating Temp. Max:70 C; Operating Temp. Min:0 C; Output Voltage Max:5V; Voltage Regulator Type:Positive Voltage |
| 中文描述： | 的DVB /決策支持系統(tǒng)兼容接收器 |
| 文件頁數(shù)： | 25/67頁 |
| 文件大小： | 261K |
| 代理商： | HDM8513A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
25
3.5 Autonomous Acquisition
The HDM8513A provides several features to permit signal acquistion with minimal interaction with
the host microcontroller. The host microcontroller must configure the HDM8513A for a specific
symbol rate, carrier frequency, carrier sweep conditions, and tracking loop bandwidth. The
microcontroller also must monitor lock status to determine when acquisition is achieved. There are
many provisions in the HDM8513A to enable the system designer to implement custom algorithms
for specific requirements.
The microcontroller first must set the lower edge of the carrier search range in the Carrier
Frequency registers (04, 05 and 06). Then the processor configures the Carrier Sweep Step Size
register (09, 0A) to a value which is less than two times the carrier pull-in range. The number of
symbols per dwell is defined in registers (0B,0C), and is typically set to a value of 500 to 1000.
The total search range is set by the Number of Search Frequencies as defined in register 0D. The
total sweep frequency range is this number times the Carrier Sweep Step Size. The sweep
process stops once QPSK carrier lock is detected. If no lock is detected, the sweep process
continuously repeats.
The QPSK demodulator may lock to any one of four different phase reference states, only one of
which produces true I and Q data as it was modulated at the transmitter. If the local phase
reference is plus 90 degrees or minus 90 degrees with respect to the true phase, the information
provided to the Viterbi decoder will be unintelligible. If the Viterbi decoder is unable to achieve valid
lock, it will reattempt lock with a 90 degree phase shift, without external intervention.
In the event that the local phase is 180 degrees from the true phase, the data provided to the
Viterbi decoder will be inverted, but otherwise valid. The code employed by the Viterbi decoder is
transparent, thus the data from the Viterbi decoder will be inverted if the input is inverted. This
situation is corrected in the word synchronization circuit. This circuit searches for the
unscrambled sync word which occurs once per frame (every 204 bytes at the Viterbi output). Once
correlation with the sync word is found, the data is reformatted as a series of bytes with the
beginning of each 204 byte frame identified to provide the synchronization information required for
the deinterleaver and the Reed Solomon decoder. If the polarity of the sync word is incorrect, the
data is inverted before further processing without external interaction.
The HDM8513A supports five different code rates, including 1/2, 2/3, 3/4, 5/6 and 7/8. When rate
1/2 is employed, there is a one-to-one correspondence between incoming I and Q samples and G1
and G2 terms required by the Viterbi decoder. The higher rates employ punctured coding
techniques which periodically cause either a G1 or G2 term to be deleted. The puncturing pattern
can have 6 possible ambiguity states for rate 2/3, 4 states for rate 3/4, 6 states for rate 5/6 and 8
states for rate 7/8. As part of the Viterbi decoding acquisition process, each puncturing state of
each code must be tested. Total acquisition requires search of 26 different conditions. The
process starts with rate 3/4 coding and proceeds sequentially to rate 2/3, 5/6, 7/8, and finally rate
1/2.
In some systems, it may be possible to experience spectral inversion. This might occur when
different combinations of LNBs and tuners are employed which implement different frequency
translation schemes. Correction of spectral inversion must be corrected with host processor
interaction. If the host processor detects that QPSK lock is achieved, but Viterbi lock has not
occurred within a specified time, then a bit must be set in the demodulator which reverses the
spectrum.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HDM8513AP | Timer IC; Supply Voltage Max:16V; Package/Case:14-DIP; Current Rating:10A; Timer Type:Timer-Dual; Mounting Type:Through Hole |
| HDM8513AT | Darlington Bipolar Transistor; Power Dissipation:175W; Package/Case:TO-3; Mounting Type:Through Hole; Current Rating:20A; Voltage Rating:500V |
| HDM8515 | ANALOG IC - DATASHEET REFERENCE |
| HDM8515P | Operational Amplifier (Op-Amp) IC; Number of Amplifiers:4; Package/Case:14-DIP; Op Amp Type:Low Power; Single Supply Voltage Min (+V):3V; Dual Supply Voltage Max (+/- V):16V; Amplifier Type:Operational; Mounting Type:Through Hole |
| HE6SF200 | High efficiency super fast silicon rectifier diode |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HDM8513AP | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:DVB/DSS Compliant Receiver |
| HDM8513AT | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:DVB/DSS Compliant Receiver |
| HDM8515 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:DVB/DSS Compliant Receiver |
| HDM8515P | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:DVB/DSS Compliant Receiver |
| HDM9010 | 制造商:SHOULDER 制造商全稱:SHOULDER 功能描述:Frequency Synthesizer |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。