- 您現在的位置：買賣IC網 > PDF目錄384397 > HDM8513 (Hynix Semiconductor Inc.) Operational Amplifier (Op-Amp) IC; Package/Case:8-DIP; Op Amp Type:General Purpose PDF資料下載
參數資料
| 型號： | HDM8513 |
| 廠商： | Hynix Semiconductor Inc. |
| 英文描述： | Operational Amplifier (Op-Amp) IC; Package/Case:8-DIP; Op Amp Type:General Purpose |
| 中文描述： | 的DVB /決策支持系統兼容接收器 |
| 文件頁數： | 27/67頁 |
| 文件大?。?/td> | 261K |
| 代理商： | HDM8513 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁
27
3.6 Reed Solomon Decoder
The serial output from the Viterbi is provided to the Word Sync circuits which searches for the eight
bit frame sync word which occurs every 204 bytes. By detecting the polarity of the sync word, this
module can correct polarity reversals in the data provided by the Viterbi decoder.
Byte serial data is provided to the convolutional deinterleaver, which reorders the received symbols.
This process causes errors, which typically occur in bursts from the Viterbi decoder, to be
distributed randomly over many blocks. This deinterleaved data is then provided to the Reed
Solomon decoder which can reduce an error rate of 2 x10
-4
from the Viterbi decoder to less than 1
in 10
-10
. The Reed Solomon decoder accepts input data in blocks of 204 bytes and produces error
corrected blocks of 188 bytes. Maximum 8 bytes per a RS block can be corrected in RS decoder.
Reedsolomon block includes on-chip BER calculator at the output of Viterbi to monitor signal
quality or estimate the SNR of incoming signal. The calculated value can be read by accessing two
read registers via utility bus such as I2C. It represents the number of errors among 2
20
data bits.
The next process is descrambling, not to be confused with the descrambling which is part of
conditional access. The purpose of scrambling the transmitted data and performing the inverse in
the receiver is to insure that the spectrum of the transmitted waveform is always evenly distributed
without significant discrete spectral lines. Without the scrambling/descrambling process, a
transmitted sequence of all ones or all zeroes would result in strong spectral components and
could interfere with other signals in the same satellite transponder.
The final process is data regulation. Viterbi Data and Viterbi Clock occur irregularly according to
the code rate. Data clock regulation makes it possible to interface with external common interface
devices. To make external bus interface more flexible, interface mode such as parallel or serial can
be selected by mode selection register.
Parameter
Regulate_data_clk
Serial_valid
Mode_serial
l
NORMAL INTERFACE MODE (parallel/serial)
If regulate_data_clk is reset, both parallel interface and serial interface work in normal
operation which is same as HDM8513 regardless of serial_valid bit. Parallel interface or serial
interface can be alternated by modifying mode_serial bit (Refer to Figure 9 and Figure 10)
l
REGULATED INTERFACE MODE (parallel)
If regulate_data_clk is set,all interfaces are from internal FIFO designed to regulate irregular
interface signals. Data clock cycle is a little bit faster than the average of cycle of irregular data
clock, so meaningless data can be output in invalid data period. (Refer to Figure 11)
l
REGULATED INTERFACE MODE (serial)
If mode_serial bit is set in the regulate interface mode, regulate interface mode is enabled for
serial interface. Regular serial interface mode has two modes for more flexibility. The mode
selection is controlled by serial_valid bit. If serial_valid is reset, DATA_STB signal alternates
when every valid bit is out (mode1). While serial_valid is set, DATA_STB signal sustains high
when valid bit is out (mode2). (Refer to Figure 12 and Figure 13)
Register
Bit 5 of 14H register
Bit 6 of 14H register
Bit 0 of 18H register
相關PDF資料 |
PDF描述 |
|---|---|
| HDM8513A | Linear Voltage Regulator IC; Package/Case:3-TO-92; Supply Voltage:30V; Output Voltage:5V; Current Rating:0.1A; Operating Temp. Max:70 C; Operating Temp. Min:0 C; Output Voltage Max:5V; Voltage Regulator Type:Positive Voltage |
| HDM8513AP | Timer IC; Supply Voltage Max:16V; Package/Case:14-DIP; Current Rating:10A; Timer Type:Timer-Dual; Mounting Type:Through Hole |
| HDM8513AT | Darlington Bipolar Transistor; Power Dissipation:175W; Package/Case:TO-3; Mounting Type:Through Hole; Current Rating:20A; Voltage Rating:500V |
| HDM8515 | ANALOG IC - DATASHEET REFERENCE |
| HDM8515P | Operational Amplifier (Op-Amp) IC; Number of Amplifiers:4; Package/Case:14-DIP; Op Amp Type:Low Power; Single Supply Voltage Min (+V):3V; Dual Supply Voltage Max (+/- V):16V; Amplifier Type:Operational; Mounting Type:Through Hole |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HDM8513A | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:DVB/DSS Compliant Receiver |
| HDM8513AP | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:DVB/DSS Compliant Receiver |
| HDM8513AT | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:DVB/DSS Compliant Receiver |
| HDM8515 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:DVB/DSS Compliant Receiver |
| HDM8515P | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:DVB/DSS Compliant Receiver |
發(fā)布緊急采購，3分鐘左右您將得到回復。