- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370472 > HD66841 (Hitachi,Ltd.) LVIC-II (LCD Video Interface Controller)(LCD視頻控制器) PDF資料下載
參數(shù)資料
| 型號： | HD66841 |
| 廠商： | Hitachi,Ltd. |
| 英文描述： | LVIC-II (LCD Video Interface Controller)(LCD視頻控制器) |
| 中文描述： | LVIC - 2（液晶視頻接口控制器）（液晶顯示視頻控制器） |
| 文件頁數(shù)： | 38/62頁 |
| 文件大?。?/td> | 185K |
| 代理商： | HD66841 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁當前第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁
HD66841
38
8. Fine Adjust Register (R9)
The 4-bit fine adjust register (Figure 26) adjusts the externally supplied display timing signal (DISPTMG)
to synchronize its phase with that of LCD data. The value to be written into this register depends on the
interval between the rising edge of the DISPTMG signal and the display start position. For more details,
refer to the Display Timing Signal Fine Adjustment section and Table 13. This register is invalid if the
DISPTMG signal is generated internally, that is, if either the DCK bit or the DSP bit of control register 1
(R0) is 1.
9. PLL Frequency-Division Ratio Register (R10, R11)
The 8-bit PLL frequency-dividing ratio register (Figure 27) specifies the PLL frequency-division ratio used
for generating dot clock pulses by a PLL circuit. The PLL frequency-division ratio is the ratio of the
DOTCLK signal’s frequency to the horizontal synchronization signal’s (HSYNC) frequency. The LVIC-II
generates the DOTCLK signal according to this ratio. This register is invalid if the DOTCLK signal is
supplied externally, i.e., it is valid only in the internal register programming method when the DCK bit of
control register 1 (R0) is 0.
The value to be written into this register is N
PLL
– 731, where N
PLL
is the PLL frequency-division ratio
which can be obtained from the following expression:
N
PLL
– 731 = Ncht
×
n – 731
Ncht: Total number of horizontal characters on CRT (total number of horizontal dots on CRT
×
1/n)
n:
Horizontal character pitch (number of horizontal dots making up a character)
Ncht can be also obtained from the CRT monitor specifications as follows:
Ncht = 1/n
×
(DOTCLK frequency/HSYNC frequency)
相關PDF資料 |
PDF描述 |
|---|---|
| HD68000Y-10 | MPU(MICRO PROCESSING UNIT) |
| HD68HC000Y-10 | MPU(MICRO PROCESSING UNIT) |
| HD68000Y-12 | MPU(MICRO PROCESSING UNIT) |
| HD68HC000Y-12 | MPU(MICRO PROCESSING UNIT) |
| HD68000Y-8 | MPU(MICRO PROCESSING UNIT) |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HD66841FP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Controller |
| HD66841FS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Controller |
| HD66850FP | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:LCD Controller |
| HD6788 | 制造商:Coilcraft Inc 功能描述:DSL transformer, for Brooktree BT8921, not RoHS |
| HD6789 | 制造商:Coilcraft Inc 功能描述:DSL transformer, for Brooktree BT8921, not RoHS |
發(fā)布緊急采購，3分鐘左右您將得到回復。