參數(shù)資料
型號(hào)： HD66731
廠商： Hitachi,Ltd.
英文描述： Dot-Matrix Liquid Crystal Display Controller/Driver(點(diǎn)陣液晶顯示控制器/驅(qū)動(dòng)器)
中文描述： 點(diǎn)陣液晶顯示控制器/驅(qū)動(dòng)器（點(diǎn)陣液晶顯示控制器/驅(qū)動(dòng)器）
文件頁數(shù)： 74/131頁
文件大小： 5169K
代理商： HD66731
HD66730/HD66731
74
Scroll Control Register 3 (R7)
The scroll control register 3 (Figure 14) includes bits SQ5, SQ4, SQ3, SQ2, SQ1, and SQ0.
SQ0 to SQ5:
These bits designate the number of dots to be horizontally scrolled to the left on the panel.
Horizontal smooth scroll can be performed for any number of dots between 1 and 48 inclusive by using the
non-display DDRAM area. When these bits are 000000, scrolling is not performed. When these bits are
110000, 48 dots are scrolled to the left. If these bits are set to a value above 110000, 48 dots are still
scrolled. Refer to Horizontal Smooth Scroll for details.
RAM Address Register (R8)
The RAM address register (Figure15) initially contains the RAM address at which incrementation
(decrementation) starts. RAM selection bits (RM1/0) in the entry mode register (R0) select which RAM to
access (DDRAM/CGRAM/SEGRAM). When DDRAM (RM1/0 = 00) is selected, address allocation differs
according to the number of display lines, but in all cases the most significant bit (RA7) is ignored. During a
1-line display (NL1/0 = 00), addresses H'00 to H'4F are allocated to that line. During a 2-line display,
addresses H'00 to H'27 are allocated to the first line, and addresses H'40 to H'67 are allocated to the second
line. During a 4-line display, addresses H'00 to H'13 are allocated to the first line, H'20 to H'33 to the
second , H'40 to H'53 to the third, and H'60 to H'73 to the fourth. See Table 14.
When CGRAM (RM1/0 = 10) is selected, addresses H'00 to H'19 are allocated to the first character and
addresses H'20 to H'39 are allocated to the second character, and so on (Table 15). The setting of addresses
between characters (example: H'1A to H'1F) is ignored here. When SEGRAM is selected (RM1/0 = 11),
addresses H'0 to H'F are allocated to the RAM and the upper four bits (R4 to R7) are ignored (Table 16).
R/W
0
RS
1
DB7
0
0
SQ5 SQ4SQ3 SQ2 SQ1
DB0
SQ0
Figure 14 Scroll Control Register 3
R/W
0
RS
1
DB7
RA7 RA6 RA5 RA4 RA3 RA2 RA1
DB0
RA0
Figure 15 RAM Address Register
相關(guān)PDF資料
PDF描述
HD66731A00TB0L 122 x 32 pixel format, Compact LCD size
HD66731A00TA0L Dot-Matrix Liquid Crystal Display Controller/Driver Supporting Japanese Kanji, Korean Font Display
HD66731A01TA0L Dot-Matrix Liquid Crystal Display Controller/Driver Supporting Japanese Kanji, Korean Font Display
HD66731A01TB0L Dot-Matrix Liquid Crystal Display Controller/Driver Supporting Japanese Kanji, Korean Font Display
HD66732 Graphics Liquid Crystal Display Controller/Driver Supporting JIS Level-1 and Level-2 Kanji ROM(圖形LCD控制器/驅(qū)動(dòng)器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HD66731A00TA0L 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:Dot-Matrix Liquid Crystal Display Controller/Driver Supporting Japanese Kanji, Korean Font Display
HD66731A00TB0L 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:Dot-Matrix Liquid Crystal Display Controller/Driver Supporting Japanese Kanji, Korean Font Display
HD66731A01TA0L 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:Dot-Matrix Liquid Crystal Display Controller/Driver Supporting Japanese Kanji, Korean Font Display
HD66731A01TB0L 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:Dot-Matrix Liquid Crystal Display Controller/Driver Supporting Japanese Kanji, Korean Font Display
HD66732 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:Hraphics Liquid Crystal Display Controller/Driver Supportiong JIS Level-1 and Level-2 Kangi ROM)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*