- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383937 > TCM809SVN (Microchip Technology Inc.) 3-Pin Microcontroller Reset Monitors PDF資料下載
參數(shù)資料
| 型號(hào)： | TCM809SVN |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | 3-Pin Microcontroller Reset Monitors |
| 中文描述： | 3引腳單片機(jī)復(fù)位監(jiān)控器 |
| 文件頁(yè)數(shù)： | 5/16頁(yè) |
| 文件大?。?/td> | 148K |
| 代理商： | TCM809SVN |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
2005 Microchip Technology Inc.
DS21661D-page 5
TCM809/TCM810
4.0
APPLICATIONS INFORMATION
4.1
V
DD
Transient Rejection
The TCM809/TCM810 provides accurate V
DD
monitor-
ing and reset timing during power-up, power-down and
brown-out/sag conditions. These devices also reject
negative-going transients (glitches) on the power
supply line. Figure 4-1 shows the maximum transient
duration vs. maximum negative excursion (overdrive)
for glitch rejection. Any combination of duration and
overdrive that lies under the curve will not generate a
reset signal.
FIGURE 4-1:
Duration vs. Overdrive for Glitch Rejection at
+25°C.
Maximum Transient
Combinations above the curve are detected as a
brown-out
or
power-down
immunity can be improved by adding a capacitor in
close proximity to the V
DD
pin of the TCM809/TCM810.
condition.
Transient
4.2
RESET Signal Integrity During
Power-Down
The TCM809 RESET output is valid to V
DD
= 1.0V.
Below this voltage the output becomes an "open cir-
cuit" and does not sink current. This means CMOS
logic inputs to the microcontroller will be floating at an
undetermined voltage. Most digital systems are
completely shut down well above this voltage.
However, in situations where RESET must be main-
tained valid to V
DD
= 0V, a pull-down resistor must be
connected from RESET to ground to discharge stray
capacitances and hold the output low (Figure 4-2). This
resistor value, though not critical, should be chosen
such that it does not appreciably load RESET under
normal operation (100 k
Ω
will be suitable for most
applications). Similarly, a pull-up resistor to V
DD
is
required for the TCM810 to ensure a valid high RESET
for V
DD
below 1.0V.
FIGURE 4-2:
RESET output of the TCM809 ensures that the
RESET output is valid to
V
DD
= 0V.
The addition of R
1
at the
Reset Comparator Overdrive
[V
TH
– V
DD
] (mv)
400
240
160
320
80
0
1
5
100
1000
T
A
= +25°C
V
TH
Overdrive
Duration
V
DD
TCM8XX
L/M/J
(SOT-23)
M
TCM8XX
Z/R/S/T
(SOT-23)
[V
TH
– V
DD
] (mv)
30
40
50
60
70
80
90
100
110
120
130
1
10
100
1000
Reset Comparator Overdrive (mV)
V
D
TCM8XX
L/M/J (SC-70)
TCM8XX
Z/R/S/T (SC-70)
TCM809
V
DD
V
DD
R
1
100 k
Ω
RESET
GND
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TCM809TEB713 | 3-Pin Microcontroller Reset Monitors |
| TCM809TEN | 3-Pin Microcontroller Reset Monitors |
| TCM809TVB713 | 3-Pin Microcontroller Reset Monitors |
| TCM809TVN | 3-Pin Microcontroller Reset Monitors |
| TCM809ZEB713 | 3-Pin Microcontroller Reset Monitors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TCM809SVNB713 | 功能描述:監(jiān)控電路 Microprocessor 2.93V RoHS:否 制造商:STMicroelectronics 監(jiān)測(cè)電壓數(shù): 監(jiān)測(cè)電壓: 欠電壓閾值: 過(guò)電壓閾值: 輸出類(lèi)型:Active Low, Open Drain 人工復(fù)位:Resettable 監(jiān)視器:No Watchdog 電池備用開(kāi)關(guān):No Backup 上電復(fù)位延遲（典型值）:10 s 電源電壓-最大:5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:UDFN-6 封裝:Reel |
| TCM809SVNB713-CUT TAPE | 制造商:Microchip 功能描述:TCM809 Series 2.93 V 140 ms 3-Pin Microcontroller Reset Monitor - SOT23B-3 |
| TCM809TEB713 | 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:3-Pin Microcontroller Reset Monitors |
| TCM809TELB713 | 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:3-Pin Microcontroller Reset Monitors |
| TCM809TEN | 制造商:MICROCHIP 制造商全稱(chēng):Microchip Technology 功能描述:3-Pin Microcontroller Reset Monitors |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。