- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄10966 > HD3-6409-9Z (Intersil)IC ENCODER-DECODER CMOS 20-PDIP PDF資料下載
參數(shù)資料
| 型號(hào)： | HD3-6409-9Z |
| 廠商： | Intersil |
| 文件頁(yè)數(shù)： | 10/14頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ENCODER-DECODER CMOS 20-PDIP |
| 標(biāo)準(zhǔn)包裝： | 180 |
| 類(lèi)型： | 解碼器 |
| 應(yīng)用： | 光纖 |
| 安裝類(lèi)型： | 通孔 |
| 封裝/外殼： | 20-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 20-PDIP |
| 包裝： | 管件 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
5
FN2951.3
October 15, 2008
Repeater Operation
Manchester Il data can be presented to the repeater in either
of two ways. The inputs Bipolar One In and Bipolar Zero In
will accept data from differential inputs such as a comparator
or sensed transformer coupled bus. The input Unipolar Data
In accepts only noninverted Manchester II coded data. The
decoder requires a single clock with a frequency 16X or 32X
the desired data rate. This clock is selected to 16X with
Speed Select low and 32X with Speed Select high. For long
data links the 32X mode should be used as this permits a
wider timing jitter margin.
The inputs UDl, or BOl, BZl are delayed approximately 1/2
bit period and repeated as outputs BOO and BZO. The 2X
ECLK is transmitted out of the repeater synchronously with
BOO and BZO.
A low on CTS enables ECLK, BOO, and BZO. In contrast to
the converter mode, a transition on CTS does not initiate a
synchronization sequence of eight 0’s and a command sync.
The repeater mode does recognize a command or data sync
pulse. SD/CDS is an output which reflects the state of the
most recent sync pulse received, with high indicating a
command sync and low indicating a data sync.
When RST is low, the outputs SDO, DCLK, and NVM are
low, and SRST is set low. SRST remains low after RST goes
high and is not reset until a sync pulse and two valid
manchester bits are received with the reset bit low. The reset
bit is the first data bit after the sync pulse. With RST high,
NRZ Data is transmitted out of Serial Data Out
synchronously with the 1X DCLK.
FIGURE 2. DECODER OPERATION
DCLK
UDI
SDO
RST
NVM
COMMAND
SYNC
10
01
0
1
0
1
0
1
0
FIGURE 3. REPEATER OPERATION
INPUT
COUNT
ECLK
UDI
BZO
BOO
RST
SRST
SYNC PULSE
12
3
45
6
7
HD-6409
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TW9910-NB2-GRT | LOW POWER NTSC/PAL/SECAM VIDEO D |
| TW9910-NA2-GRT | LOW POWER NTSC/PAL/SECAM VIDEO D |
| VI-B1T-IY-F2 | CONVERTER MOD DC/DC 6.5V 50W |
| MC908AP8CBE | IC MCU 8K FLASH 8MHZ 42-SDIP |
| VI-B1R-IY-F1 | CONVERTER MOD DC/DC 7.5V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HD3-6409C-9 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HD3-6432-9 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HD3-6433-9 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HD3-6436-9 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HD365-112 | 制造商:DIGITAL POWER 功能描述:Power Supply, AC-DC, 12V@30.4A,12V@1A,5V@2A, 90-264V In, Open Frame, PFC, HD160 Series 制造商:DIGITAL POWER C 功能描述:POWER SUPPLY,SWITCHING,OPEN FRAME365W,12VDC@30.4A,CSA/NEMKO, |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。