Transmitter Operation The transmitter section accepts parallel data, formats the data and transmits the data in serial form on the Transmitter R" />
參數(shù)資料
型號(hào): HD3-6402R-9Z
廠商: Intersil
文件頁(yè)數(shù): 4/7頁(yè)
文件大?。?/td> 0K
描述: IC UART CMOS 5V 2MHZ 40-DIP
標(biāo)準(zhǔn)包裝: 9
特點(diǎn): 低功率 CMOS
通道數(shù): 8
電源電壓: 4.5 V ~ 5.5 V
帶故障啟動(dòng)位檢測(cè)功能:
帶CMOS:
安裝類型: 通孔
封裝/外殼: 40-DIP(0.600",15.24mm)
供應(yīng)商設(shè)備封裝: 40-DIP
包裝: 管件
4
Transmitter Operation
The transmitter section accepts parallel data, formats the data
and transmits the data in serial form on the Transmitter
Register Output (TRO) terminal (See serial data format). Data
is loaded from the inputs TBR1-TBR8 into the Transmitter
Buffer Register by applying a logic low on the Transmitter
Buffer Register Load (TBRL) input (A). Valid data must be
present at least tset prior to and thold following the rising edge
of TBRL. If words less than 8 bits are used, only the least
significant bits are transmitted. The character is right justified,
so the least significant bit corresponds to TBR1 (B).
The rising edge of TBRL clears Transmitter Buffer Register
Empty (TBRE). 0 to 1 Clock cycles later, data is transferred
to the transmitter register, the Transmitter Register Empty
(TRE) pin goes to a low state, TBRE is set high and serial
data information is transmitted. The output data is clocked by
Transmitter Register Clock (TRC) at a clock rate 16 times
the data rate. A second low level pulse on TBRL loads data
into the Transmitter Buffer Register (C). Data transfer to the
transmitter register is delayed until transmission of the cur-
rent data is complete (D). Data is automatically transferred to
the transmitter register and transmission of that character
begins one clock cycle later.
Receiver Operation
Data is received in serial form at the Receiver Register Input
(RRI). When no data is being received, RRI must remain
high. The data is clocked through the Receiver Register
Clock (RRC). The clock rate is 16 times the data rate. A low
level on Data Received Reset (DRR) clears the Data
Receiver (DR) line (A). During the first stop bit data is
transferred from the Receiver Register to the Receiver
Buffer Register (RBR) (B). If the word is less than 8 bits, the
unused most significant bits will be a logic low. The output
character is right justified to the least significant bit RBR1. A
logic high on Overrun Error (OE) indicates overruns. An
overrun occurs when DR has not been cleared before the
present character was transferred to the RBR. One clock
cycle later DR is reset to a logic high, and Framing Error
(FE) is evaluated (C). A logic high on FE indicates an invalid
stop bit was received, a framing error. A logic high on Parity
Error (PE) indicates a parity error.
28
40
39
38
37
36
35
34
33
32
31
30
29
27
26
25
24
23
22
21
13
1
2
3
4
5
6
7
8
9
10
11
12
14
15
16
17
18
19
20
HD-6402
A
B
C
D
END OF LAST STOP BIT
1/2 CLOCK
0 TO 1 CLOCK
DATA
TBRL
TBRE
TRE
TRO
1
FIGURE 1. TRANSMITTER TIMING (NOT TO SCALE)
HD-6402
相關(guān)PDF資料
PDF描述
HD9P6409-9Z96 IC MED MANCHESTER 1MHZ 20-SOIC
HI1-0390-2 IC SWITCH DUAL SPDT 16CDIP
HI1-0524-5 IC VIDEO MULTIPLEXER 4X1 18CDIP
HI1-0539-5 IC MULTIPLEXER 4X1 16CDIP
HI1-1818A-2 IC MULTIPLEXER 8X1 16CDIP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HD3-6406 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
HD3-6406-5 制造商:Rochester Electronics LLC 功能描述:- Bulk
HD3-6406-9 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecomm/Datacomm
HD3-6408-9 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 MANCHESTER 1.25MHZ 24PDIP IND RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量(輸入/輸出):2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray
HD3-6408-9Z 功能描述:編碼器、解碼器、復(fù)用器和解復(fù)用器 W/ANNEAL MANCHESTER 1 25MHZ 24PDIP IND RoHS:否 制造商:Micrel 產(chǎn)品:Multiplexers 邏輯系列:CMOS 位數(shù): 線路數(shù)量(輸入/輸出):2 / 12 傳播延遲時(shí)間:350 ps, 400 ps 電源電壓-最大:2.625 V, 3.6 V 電源電壓-最小:2.375 V, 3 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-44 封裝:Tray