- 您現(xiàn)在的位置：買賣IC網 > PDF目錄384396 > HCTS112DMSR (HARRIS SEMICONDUCTOR) Quadruple 2-Input Exclusive-OR Gates 14-CFP -55 to 125 PDF資料下載
參數(shù)資料
| 型號： | HCTS112DMSR |
| 廠商： | HARRIS SEMICONDUCTOR |
| 元件分類： | 通用總線功能 |
| 英文描述： | Quadruple 2-Input Exclusive-OR Gates 14-CFP -55 to 125 |
| 中文描述： | HCT SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16 |
| 文件頁數(shù)： | 4/10頁 |
| 文件大?。?/td> | 180K |
| 代理商： | HCTS112DMSR |
493
Specifications HCTS112MS
TABLE 2. AC ELECTRICAL PERFORMANCE CHARACTERISTICS
PARAMETER
SYMBOL
(NOTES 1, 2)
CONDITIONS
GROUP
A SUB-
GROUPS
TEMPERATURE
LIMITS
UNITS
MIN
MAX
CP to Q, Q
TPHL
VCC = 4.5V
9
+25
o
C
2
37
ns
10, 11
+125
o
C, -55
o
C
2
42
ns
TPLH
VCC = 4.5V
9
+25
o
C
2
34
ns
10, 11
+125
o
C, -55
o
C
2
38
ns
S to Q
TPLH
VCC = 4.5V
9
+25
o
C
2
21
ns
10, 11
+125
o
C, -55
o
C
2
24
ns
S to Q
TPHL
VCC = 4.5V
9
+25
o
C
2
35
ns
10, 11
+125
o
C, -55
o
C
2
41
ns
R to Q
TPHL
VCC = 4.5V
9
+25
o
C
2
33
ns
10, 11
+125
o
C, -55
o
C
2
38
ns
R to Q
TPLH
VCC = 4.5V
9
+25
o
C
2
28
ns
10, 11
+125
o
C, -55
o
C
2
34
ns
NOTES:
1. All voltages referenced to device GND.
2. AC measurements assume RL = 500
, CL = 50pF, Input TR = TF = 3ns, VIL = GND, VIH = 3V.
TABLE 3. ELECTRICAL PERFORMANCE CHARACTERISTICS
PARAMETER
SYMBOL
CONDITIONS
NOTES
TEMPERATURE
LIMITS
UNITS
MIN
MAX
Capacitance Power
Dissipation
CPD
VCC = 5.0V, f = 1MHz
1
+25
o
C
-
60
pF
1
+125
o
C, -55
o
C
-
150
pF
Input Capacitance
CIN
VCC = 5.0V, f = 1MHz
1
+25
o
C
-
10
pF
1
+125
o
C
-
10
pF
Output Transition
Time
TTHL,
TTLH
VCC = 4.5V
1
+25
o
C
-
15
ns
1
+125
o
C
-
22
ns
Setup Time J, K to
CP
TSU
VCC = 4.5V
1
+25
o
C
14
-
ns
1
+125
o
16
-
ns
Hold Time J, K to CP
TH
VCC = 4.5V
1
+25
o
C
3
-
ns
1
+125
o
C
3
-
ns
Removal Time R, S
to CP
TREM
VCC = 4.5V
1
+25
o
C
18
-
ns
1
+125
o
C
20
-
ns
Pulse Width R, S
TW (R, S)
VCC = 4.5V
1
+25
o
C
16
-
ns
1
+125
o
C
18
-
ns
Pulse Width CP
TW (CP)
VCC = 4.5V
1
+25
o
C
14
-
ns
1
+125
o
C
16
-
ns
Max Operating
Frequency
FMAX
VCC = 4.5V
1
+25
o
C
-
30
MHz
1
+125
o
C
-
20
MHz
NOTE:
1. The parameters listed in Table 3 are controlled via design or process parameters. Min and Max Limits are guaranteed but not directly
tested. These parameters are characterized upon initial design release and upon design changes which affect these characteristics.
Spec Number
518603
相關PDF資料 |
PDF描述 |
|---|---|
| HCTS112K | Radiation Hardened Dual JK Flip-Flop |
| HCTS112KMSR | Radiation Hardened Dual JK Flip-Flop |
| HCTS112MS | Radiation Hardened Dual JK Flip-Flop |
| HCTS112HMSR | Radiation Hardened Dual JK Flip-Flop |
| HCTS11MS | Quadruple 2-Input Positive-NAND Gate 20-LCCC -55 to 125 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| HCTS112HMSR | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Dual JK Flip-Flop |
| HCTS112K | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Dual JK Flip-Flop |
| HCTS112KMSR | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Dual JK Flip-Flop |
| HCTS112MS | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Dual JK Flip-Flop |
| HCTS11MS | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Radiation Hardened Triple 3-Input AND Gate |
發(fā)布緊急采購，3分鐘左右您將得到回復。