- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385355 > HCPL3700 (Fairchild Semiconductor Corporation) AC/DC TO LOGIC INTERFACE OPTOCOUPLER PDF資料下載
參數(shù)資料
| 型號(hào)： | HCPL3700 |
| 廠商： | Fairchild Semiconductor Corporation |
| 英文描述： | AC/DC TO LOGIC INTERFACE OPTOCOUPLER |
| 中文描述： | AC / DC的邏輯接口光電耦合器 |
| 文件頁(yè)數(shù)： | 4/10頁(yè) |
| 文件大小： | 525K |
| 代理商： | HCPL3700 |
AC/DC TO LOGIC INTERFACE
OPTOCOUPLER
HCPL-3700
4/9/03
Page 4 of 10
2003 Fairchild Semiconductor Corporation
1. Derate linearly above 70°C free-air temperature at a rate of 1.8 mW/°C.
2. Derate linearly above 70°C free-air temperature at a rate of 2.5 mW/°C.
3. Derate linearly above 70°C free-air temperature at a rate of 0.6 mA/°C.
4. Derate linearly above 70°C free-air temperature at a rate of 1.9 mW/°C.
5. Logic low output level at pin 6 occurs when V
IN
≥
V
TH+
and when V
IN
>V
TH-
once V
IN
exceeds V
TH+
. Logic high output level at pin
6 occurs when V
IN
≤
V
TH-
and when V
IN
<V
TH+
once V
IN
decreases below V
TH-
.
6. T
PHL
propagation delay is measured from the 2.5 V level of the leading edge of a 5.0 V input pulse (1 μs rise time) to the 1.5 V
level on the leading edge of the output pulse. T
PLH
propagation delay is measured on the trailing edges of the input and output
pulse. (Refer to Fig. 9)
7. Common mode transient immunity in logic high level is the maximum tolerable (positive) dV
cm
/dt on the leading edge of the
common mode pulse signal V
CM
, to assure that the output will remain in a logic high state (i.e., V
O
>2.0 V). Common mode
transient immunity in logic low level is the maximum tolerable (negative) dV
cm
/dt on the trailing edge of the common mode
pulse signal, V
CM
, to assure that the output will remain in a logic low state (i.e., V
O
<0.8 V). (Refer to Fig.10)
8. In applications where dV
cm
/dt may exceed 50,000 V/μs (Such as static discharge), a series resistor, R
CC
, should be included to
protect the detector chip from destructive surge currents. The recommended value for R
CC
is 240 V per volt of allowable drop
in V
CC
(between pin 8 and V
CC
) with a minimum value of 240
.
9. Device is considered a two terminal device: Pins 1, 2, 3 and 4 are shorted together and Pins 5, 6, 7 and 8 are shorted together.
10. The 2500 V
RMS
/1 min. capability is validated by a 3.0 kV
RMS
/1 sec. dielectric voltage withstand test.
11. AC voltage is instantaneous voltage for V
TH+
& V
TH-
.
12. All typicals at T
A
= 25°C, V
CC
= 5 V unless otherwise specified.
NOTES
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HCPL4503M | HIGH SPEED TRANSISTOR OPTOCOUPLERS |
| HCPL4503SDM | HIGH SPEED TRANSISTOR OPTOCOUPLERS |
| HCPL4503SDVM | HIGH SPEED TRANSISTOR OPTOCOUPLERS |
| HCPL4503SM | HIGH SPEED TRANSISTOR OPTOCOUPLERS |
| HCPL4503SVM | HIGH SPEED TRANSISTOR OPTOCOUPLERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HCPL-3700 | 功能描述:邏輯輸出光電耦合器 AC/DC to Logic RoHS:否 制造商:Fairchild Semiconductor 絕緣電壓:4243 Vrms 輸出類型:Push-Pull 最大傳播延遲時(shí)間:500 ns 最大正向二極管電壓: 最大反向二極管電壓: 最大正向二極管電流: 最大連續(xù)輸出電流:2.5 A 最大功率耗散:100 mW 最大工作溫度:+ 100 C 最小工作溫度:- 40 C 封裝 / 箱體:SO-16 封裝:Tube |
| HCPL-3700#010 | 制造商:Hewlett Packard Co 功能描述: |
| HCPL-3700#300 | 功能描述:邏輯輸出光電耦合器 AC/DC to Logic RoHS:否 制造商:Fairchild Semiconductor 絕緣電壓:4243 Vrms 輸出類型:Push-Pull 最大傳播延遲時(shí)間:500 ns 最大正向二極管電壓: 最大反向二極管電壓: 最大正向二極管電流: 最大連續(xù)輸出電流:2.5 A 最大功率耗散:100 mW 最大工作溫度:+ 100 C 最小工作溫度:- 40 C 封裝 / 箱體:SO-16 封裝:Tube |
| HCPL-3700#500 | 功能描述:邏輯輸出光電耦合器 AC/DC to Logic RoHS:否 制造商:Fairchild Semiconductor 絕緣電壓:4243 Vrms 輸出類型:Push-Pull 最大傳播延遲時(shí)間:500 ns 最大正向二極管電壓: 最大反向二極管電壓: 最大正向二極管電流: 最大連續(xù)輸出電流:2.5 A 最大功率耗散:100 mW 最大工作溫度:+ 100 C 最小工作溫度:- 40 C 封裝 / 箱體:SO-16 封裝:Tube |
| HCPL-3700 | 制造商:Fairchild Semiconductor Corporation 功能描述:Optocoupler |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。