- 您現在的位置：買賣IC網 > PDF目錄367044 > HCF40101 (意法半導體) 9-BIT PARITY GENERATOR/CHECKER PDF資料下載
參數資料
| 型號： | HCF40101 |
| 廠商： | 意法半導體 |
| 英文描述： | 9-BIT PARITY GENERATOR/CHECKER |
| 中文描述： | 9位奇偶產生器/校驗器 |
| 文件頁數： | 1/11頁 |
| 文件大?。?/td> | 268K |
| 代理商： | HCF40101 |
HCC/HCF40101B
June1989
9-BIT PARITY GENERATOR/CHECKER
.
STANDARDIZED
CHARACTERISTICS
.
QUIESCENT CURRENT SPECIFIED AT 20V
FOR HCC DEVICE
.
5V, 10V, AND 15V PARAMETRIC RATINGS
.
INPUT CURRENTOF100nA AT18V AND 25
°
C
FOR HCC DEVICE
.
100% TESTEDFOR QUIESCENTCURRENT
.
MEETSALLREQUIREMENTSOFJEDECTEN-
TATIVESTANDARDN
°
13A,”STANDARDSPE-
CIFICATIONS FOR DESCRIPTION OF ”B”
SERIESCMOS DEVICES”
SYMMETRICAL
OUTPUT
DESCRIPTION
The
HCC40101B
(extended temperature range)
and
HCF40101B
(intermediate temperature range)
are monolithic integrated circuits, available in 14-
lead dual in-line plastic or ceramic package and
plasticmicro package.
The
HCC/HCF40101B
is a 9-bit (8 data bits plus 1
parity bit) parity generator/checker. It may be used
to detect errors in data transmission or data retrie-
val. Odd and even outputs facilitate odd or even
parity generation and checking. When used as a
parity generator, a parity bit is supplied along with
the data to generate an even or odd parity output.
When used a parity checker, the received data bits
and parity bits are compared for correct parity. The
even or odd outputs are used to indicate an error in
the received data. Word-length capability is expan-
dable by cascading. The
HCC/HCF40101B
is also
provided with an inhibit control. If the inhibit control
is set at logical ”1”, the even and odd outputs go to
a logical ”0”.
EY
(Plastic Package)
F
(Ceramic Frit Seal Package)
M1
(Micro Package)
C1
(Plastic ChipCarrier)
ORDERCODES :
HCC40101BF
HCF40101BEY
HCF40101BM1
HCF40101BC1
PIN CONNECTIONS
1/11
相關PDF資料 |
PDF描述 |
|---|---|
| HCF40101BC1 | 9-BIT PARITY GENERATOR/CHECKER |
| HCF40101BEY | 9-BIT PARITY GENERATOR/CHECKER |
| HCF40101B | 9-Bit Parity Generator/Checher(9位奇偶位發(fā)生器/校驗器) |
| HCF40102B | 8-Stage Presettable Synchronous Down Counters(8級可復位異步減計數器) |
| HCF40103B | 8-Stage Presettable Synchronous Down Counters(8級可復位異步減計數器) |
相關代理商/技術參數 |
參數描述 |
|---|---|
| HCF40101B | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:9-BIT PARITY GENERATOR/CHECKER |
| HCF40101BC1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:9-BIT PARITY GENERATOR/CHECKER |
| HCF40101BE | 制造商:STMicroelectronics 功能描述: |
| HCF40101BEY | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:9-BIT PARITY GENERATOR/CHECKER |
| HCF40101BF | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Parity Generator/Checker |
發(fā)布緊急采購，3分鐘左右您將得到回復。