參數(shù)資料
型號(hào): HCD66712UA02
廠商: Hitachi,Ltd.
英文描述: Dot-Matrix Liquid Crystal Display Controller/Driver
中文描述: 點(diǎn)陣液晶顯示控制器/驅(qū)動(dòng)器
文件頁(yè)數(shù): 49/88頁(yè)
文件大?。?/td> 662K
代理商: HCD66712UA02
HD66712U
412
Table 12
Instructions (cont)
RE
Code
Execution
Time (max)
(when f
cp
or
f
OSC
is
270 kHz)
Instruction Bit
RS
R/
:
DB7 DB6 DB5 DB4 DB3
DB2
DB1
DB0
Description
Set
DDRAM
address
0
0
0
1
ADD ADD ADD ADD
ADD
ADD
ADD
Sets DDRAM address.
DDRAM data is sent and
received after this
setting.
37 μs
Set scroll
quantity
1
0
0
1
*
HDS HDS HDS
HDS
HDS
HDS
Sets horizontal dot scroll
quantity.
37 μs
Read busy
flag &
address
0/1
0
1
BF
AC
AC
AC
AC
AC
AC
AC
Reads busy flag (BF)
indicating internal
operation is being
performed and reads
address counter
contents.
0 μs
Write data
to RAM
0/1
1
0
Write data
Writes data into
DDRAM, CGRAM, or
SEGRAM.
7 μs
t
ADD
= 5.5 μs*
Read data
from RAM
0/1
1
1
Read data
Reads data from
DDRAM, CGRAM, or
SEGRAM.
37 μs
t
ADD
= 5.5 μs*
I/D
I/D
S
D
C
B
FW = 1: 6-dot font width
B/W = 1: Black-white inverting cursor on
NW = 1: Four lines
NW = 0: One or two lines
S/C = 1: Display shift
S/C = 0: Cursor move
R/L = 1: Shift to the right
R/L = 0: Shift to the left
DL
= 1: 8 bits, DL = 0: 4 bits
N
= 1: 2 lines, N = 0: 1 line
RE
= 1: Extension register access enable
BE
= 1: CGRAM/SEGRAM blinking enable
LP
= 1: Low-power mode
BF
= 1: Internally operating
BF
= 0:
Instructions acceptable
1. — indicates no effect.
* After execution of the CGRAM/DDRAM data write or read instruction, the RAM address
counter is incremented or decremented by 1. The RAM address counter is updated after the
busy flag turns off. In Figure 17, t
ADD
is the time elapsed after the busy flag turns off until the
address counter is updated.
2. Extension time changes as frequency changes. For example, when f is 300 kHz, the execution
time is: 37 μs
×
270/300 = 33 μs.
3. Execution time in a low-power mode (LP = 1 and EXT = low) becomes four times for a 1-line
mode, and twice for a 2- or 4-line mode.
= 1: Increment
= 0: Decrement
= 1: Accompanies display shift
= 1: Display on
= 1: Cursor on
= 1: Blink on
DDRAM:
ADD:
Display data RAM
DDRAM address
(corresponds
to cursor address)
Character generator RAM
CGRAM address
SEGRAM: Segment RAM
ASEG:
Segment RAM address
HSE:
Specifies horizontal scroll
lines
HDS:
Horizontal dot scroll
quantity
AC:
Address counter used for
both DD, CG, and
SEGRAM addresses.
CGRAM:
ACG:
Note:
相關(guān)PDF資料
PDF描述
HCD66712UA03 Dot-Matrix Liquid Crystal Display Controller/Driver
HCD66712UA03BP Dot-Matrix Liquid Crystal Display Controller/Driver
HCD66717A13BP TRANSISTOR,BJT,NPN,700V V(BR)CEO,8A I(C),TO-247VAR
HCD66717A03 (Low-Power Dot-Matrix Liquid Crystal Display Controller/Driver)
HCD66717A03BP (Low-Power Dot-Matrix Liquid Crystal Display Controller/Driver)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
HCD66712UA03 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:Dot-Matrix Liquid Crystal Display Controller/Driver
HCD66712UA03BP 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:Dot-Matrix Liquid Crystal Display Controller/Driver
HCD66717A03 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:(Low-Power Dot-Matrix Liquid Crystal Display Controller/Driver)
HCD66717A03BP 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:(Low-Power Dot-Matrix Liquid Crystal Display Controller/Driver)
HCD66717A13BP 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:(Low-Power Dot-Matrix Liquid Crystal Display Controller/Driver)