- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367043 > HCC4536 (意法半導(dǎo)體) Dual J-K Flip-Flops With Preset And Clear 16-CDIP -55 to 125 PDF資料下載
參數(shù)資料
| 型號： | HCC4536 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Dual J-K Flip-Flops With Preset And Clear 16-CDIP -55 to 125 |
| 中文描述： | 可編程定時器 |
| 文件頁數(shù)： | 2/17頁 |
| 文件大小： | 351K |
| 代理商： | HCC4536 |
FUNCTIONAL DIAGRAM
ABSOLUTE MAXIMUM RATINGS
Symbol
V
DD
*
Parameter
Value
Unit
V
V
V
mA
mW
Supply Voltage :
HCC
Types
HCF
Types
– 0.5 to + 20
– 0.5 to + 18
– 0.5 to V
DD
+ 0.5
±
10
200
V
i
I
I
Input Voltage
DC Input Current (any one input)
Total Power Dissipation (per package)
Dissipation per Output Transistor
for T
op
= Full Package-temperature Range
Operating Temperature :
HCC
Types
P
tot
100
mW
°
C
°
C
°
C
T
op
HCF
Types
– 55 to + 125
– 40 to + 85
– 65 to + 150
T
stg
Storage Temperature
Stresses above thoselisted under”Absolute Maximum Ratings”may cause permanent damage tothe device. This is a stressrating onlyand
functionaloperation of the device at theseor any other conditions above those indicated inthe operational sections of thisspecification is not
implied.Exposure toabsolute maximum ratingconditions for external periods may affect device reliability.
* All voltages are withrespect to V
SS
(GND).
InputIN1serves aseither the external clock input or
the input to the on-chip RC oscillator. OUT1 and
OUT2 are connection terminals for the external RC
components. Inaddition, anon-chip monostable cir-
cuit is provided to allow a variable pulse width out-
put. Various timing functionscanbe achieved using
combinations of these capabilities. A logic 1 on the
8-BYPASS input enables a bypass of thefirst 8 sta-
ges and makes stage 9thefirstcounter stageof the
last16stages.Selection of1of16outputsisaccom-
plished by the decoder and the BCD inputs A, B, C
and D. MONO IN is the timing input for the on-chip
monostable oscillator. Grounding of the MONO IN
terminal through a resistor of 10K
orhigher, disa-
bles the one-shot circuit and connects the decoder
directly to the DECODE OUTterminal. A resistor to
V
DD
and a capacitor to ground from the MONO IN
terminalenables theone-shot circuitandcontrols its
pulse width. A fast test mode is enabled by a logic
1 on 8-BYPASS, SET, and RESET. This mode di-
vides the 24-stage counter into three 8-stage sec-
tions to facilitate a fast test sequence.
HCC/HCF4536B
2/17
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HCC4536B | Dual J-K Flip-Flops With Preset And Clear 16-CFP -55 to 125 |
| HCC4536BF | PROGRAMMABLE TIMER |
| HCF4536B | Octal Buffers Drivers With 3-State Outputs 20-CDIP -55 to 125 |
| HCF4536BEY | Octal Buffers Drivers With 3-State Outputs 20-CFP -55 to 125 |
| HCF4536BC1 | PROGRAMMABLE TIMER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HCC4536B | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PROGRAMMABLE TIMER |
| HCC4536BF | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:PROGRAMMABLE TIMER |
| HCC4538 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DUAL MONOSTABLE MULTIVIBRATOR |
| HCC4538B | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DUAL MONOSTABLE MULTIVIBRATOR |
| HCC4538BD | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Rad-hard high voltage CMOS logic series |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。