- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄367031 > HCC40110B (意法半導(dǎo)體) DECADE UP-DOWN COUNTER/DECODER/LATCH/DRIVER PDF資料下載
參數(shù)資料
| 型號(hào)： | HCC40110B |
| 廠(chǎng)商： | 意法半導(dǎo)體 |
| 元件分類(lèi)： | 通用總線(xiàn)功能 |
| 英文描述： | DECADE UP-DOWN COUNTER/DECODER/LATCH/DRIVER |
| 中文描述： | 十年可逆計(jì)數(shù)器/譯碼器/鎖存器/驅(qū)動(dòng)器 |
| 文件頁(yè)數(shù)： | 4/11頁(yè) |
| 文件大?。?/td> | 219K |
| 代理商： | HCC40110B |
LOGIC DIAGRAM
(continued)
DISPLAY SEGMENTS
Ouptut Low (sink) Current Characterisitcs.
TRUTH TABLE
CLOCK UP*
CLOCK
DOWN*
LATCH
ENABLE
TOGGLE
ENABLE
RESET
COUNTER
DISPLAY
X
0
0
0
Increments by 1
Follows Counter
X
0
0
0
Decrement by 1
Follows Counter
X
X
0
No Change
No Change
X
X
X
X
1
Goes to 00000
Follows Counter
(Display = 0 )
X
X
X
1
0
Inhibited
Remains Fixed
X
1
0
0
Increments by 1
Remains Fixed
X
1
0
0
Decrement by 1
Remains Fixed
x = Don’t care 1= High State 2 = Low State
* Typically 100 ns between clock-up and clock-down positive transitions are required toensure proper counting
HCC/HCF40110B
4/11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HCC40110BF | 16384 x 18 Synchronous FIFO Memory 80-LQFP 0 to 70 |
| HCC4012BC1 | NAND GATES |
| HCC4011 | NAND GATES |
| HCF4011M013T | NAND GATES |
| HCC4011BM1 | NAND GATES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| HCC40110BD | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Logic IC |
| HCC40110BF | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:DECADE UP-DOWN COUNTER/DECODER/LATCH/DRIVER |
| HCC4011B | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:RadHardened high voltage complementary MOS logic series |
| HCC4011BC1 | 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:NAND GATES |
| HCC4011BD | 制造商:STMicroelectronics 功能描述:LOGIC, 18VOLTGATESQUAD 2-INPUT NAND GATEDIL-14 SOLDER DIP - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。