- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384358 > GS882Z18AB-225I (GSI TECHNOLOGY) 9Mb Pipelined and Flow Through Synchronous NBT SRAM PDF資料下載
參數(shù)資料
| 型號： | GS882Z18AB-225I |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | DRAM |
| 英文描述： | 9Mb Pipelined and Flow Through Synchronous NBT SRAM |
| 中文描述： | 512K X 18 ZBT SRAM, 6 ns, PBGA119 |
| 封裝： | FPBGA-119 |
| 文件頁數(shù)： | 14/35頁 |
| 文件大?。?/td> | 617K |
| 代理商： | GS882Z18AB-225I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當(dāng)前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
GS882Z18/36AB/D-250/225/200/166/150/133
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.04 11/2004
14/35
2001, GSI Technology
Absolute Maximum Ratings
(All voltages reference to V
SS
)
Note:
Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended
Operating Conditions. Exposure to conditions exceeding the Absolute Maximum Ratings, for an extended period of time, may affect reliability of
this component.
Symbol
V
DD
V
DDQ
V
I/O
V
IN
I
IN
I
OUT
P
D
T
STG
Description
Voltage on V
DD
Pins
Voltage in V
DDQ
Pins
Value
Unit
–
0.5 to 4.6
V
–
0.5 to 4.6
V
Voltage on I/O Pins
–
0.5 to V
DDQ
+0.5 (
≤
4.6 V max.)
–
0.5 to V
DD
+0.5 (
≤
4.6 V max.)
V
Voltage on Other Input Pins
V
Input Current on Any Pin
+/
–
20
mA
Output Current on Any I/O Pin
+/
–
20
mA
Package Power Dissipation
1.5
W
Storage Temperature
–
55 to 125
o
C
T
BIAS
Temperature Under Bias
–
55 to 125
o
C
Power Supply Voltage Ranges
Parameter
Symbol
Min.
Typ.
Max.
Unit
Notes
3.3 V Supply Voltage
V
DD3
3.0
3.3
3.6
V
2.5 V Supply Voltage
V
DD2
2.3
2.5
2.7
V
3.3 V V
DDQ
I/O Supply Voltage
V
DDQ3
3.0
3.3
3.6
V
2.5 V V
DDQ
I/O Supply Voltage
V
DDQ2
2.3
2.5
2.7
V
Notes:
1.
The part numbers of Industrial Temperature Range versions end the character “I”. Unless otherwise noted, all performance specifica-
tions quoted are evaluated for worst case in the temperature range marked on the device.
Input Under/overshoot voltage must be
–
2 V > Vi < V
DDn
+2 V not to exceed 4.6 V maximum, with a pulse width not to exceed 20% tKC.
2.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS882Z18AB-250 | 9Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS882Z18AD-133 | 9Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS882Z18AD-133I | 9Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS882Z18AD-150 | 9Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS882Z18AD-150I | 9Mb Pipelined and Flow Through Synchronous NBT SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS882Z18BD150 | 制造商:G.S.I. 功能描述: |
| GS882Z18CB-200 | 制造商:GSI Technology 功能描述:SRAM SYNC SGL 2.5V/3.3V 9MBIT 512KX18 6.5NS/3NS 119FPBGA - Trays |
| GS882Z18CB-200I | 制造商:GSI Technology 功能描述:SRAM SYNC SGL 2.5V/3.3V 9MBIT 512KX18 6.5NS/3NS 119FPBGA - Trays |
| GS882Z18CB-200IV | 制造商:GSI Technology 功能描述:SRAM SYNC SGL 1.8V/2.5V 9MBIT 512KX18 6.5NS/3NS 119FPBGA - Trays |
| GS882Z18CB-200V | 制造商:GSI Technology 功能描述:SRAM SYNC SGL 1.8V/2.5V 9MBIT 512KX18 6.5NS/3NS 119FPBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。