參數(shù)資料
型號(hào)： GS882V36BB-333I
廠商： GSI TECHNOLOGY
元件分類： DRAM
英文描述： 512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs
中文描述： 256K X 36 CACHE SRAM, 4.5 ns, PBGA119
封裝： FBGA-119
文件頁(yè)數(shù)： 26/36頁(yè)
文件大?。?/td> 732K
代理商： GS882V36BB-333I
GS882V18/36BB/D-333/300/250/200
Rev: 1.02 3/2005
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
26/36
2004, GSI Technology
Tap Controller Instruction Set
Overview
There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific
(Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be
implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load
address, data or control signals into the RAM or to preload the I/O buffers.
When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01.
When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired
instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the
TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this
device is listed in the following table.
JTAG Tap Controller State Diagram
Instruction Descriptions
BYPASS
When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This
occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facili-
tate testing of other devices in the scan path.
Select DR
Capture DR
0
Shift DR
Exit1 DR
Pause DR
Exit2 DR
Update DR
1
Select IR
Capture IR
0
Shift IR
Exit1 IR
Pause IR
Exit2 IR
Update IR
1
Test Logic Reset
Run Test Idle
0
1
0
1
1
0
1
1
1
0
0
1
1
0
0
0
0
1
1
0
0
0
0
0
1
1
1
1
相關(guān)PDF資料
PDF描述
GS882V36BD-200 512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs
GS882V36BD-200I 512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs
GS882V36BD-250 512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs
GS882V36BD-250I 512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs
GS882V36BD-300 512K x 18, 256K x 36 9Mb SCD/DCD Sync Burst SRAMs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS882V36BD-150I 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 9MBIT 256KX36 7.5NS/3.8NS 165FBGA - Trays
GS882V36BD-250 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 9MBIT 256KX36 5.5NS/2.5NS 165FBGA - Trays
GS882V36BD-250I 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 9MBIT 256KX36 5.5NS/2.5NS 165FBGA - Trays
GS882V36BD-300 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 9MBIT 256KX36 5NS/2.5NS 165FBGA - Trays
GS882V36BD-333 制造商:GSI Technology 功能描述:SRAM SYNC QUAD 1.8V 9MBIT 256KX36 4.5NS/2.5NS 165FBGA - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*