參數(shù)資料
型號(hào)： GS8644Z18GE-225T
廠商： GSI TECHNOLOGY
元件分類： SRAM
英文描述： 4M X 18 ZBT SRAM, 6.5 ns, PBGA165
封裝： 17 X 15 MM, 1 MM PITCH, ROHS COMPLIANT, FPBGA-165
文件頁(yè)數(shù)： 28/31頁(yè)
文件大?。?/td> 1172K
代理商： GS8644Z18GE-225T
Synchronous Truth Table
Operation
Type Address CK CKE ADV W Bx E1 E2 E3 G ZZ
DQ
Notes
Read Cycle, Begin Burst
R
External
L-H
L
H
X
L
H
L
Q
Read Cycle, Continue Burst
B
Next
L-H
L
H
X
L
Q
1,10
NOP/Read, Begin Burst
R
External
L-H
L
H
X
L
H
L
H
L
High-Z
2
Dummy Read, Continue Burst
B
Next
L-H
L
H
X
H
L
High-Z
1,2,10
Write Cycle, Begin Burst
W
External
L-H
L
H
L
X
L
D
3
Write Abort, Begin Burst
W
External
L-H
L
H
L
H
L
X
L
X
2,3
Write Cycle, Continue Burst
B
Next
L-H
L
H
X
L
X
L
D
1,3,10
Write Abort, Continue Burst
B
Next
L-H
L
H
X
H
X
L
High-Z 1,2,3,10
Deselect Cycle, Power Down
D
None
L-H
L
X
H
X
L
High-Z
Deselect Cycle, Power Down
D
None
L-H
L
X
H
X
L
High-Z
Deselect Cycle, Power Down
D
None
L-H
L
X
L
X
L
High-Z
Deselect Cycle, Continue
D
None
L-H
L
H
X
L
High-Z
1
Sleep Mode
None
X
H
High-Z
Clock Edge Ignore, Stall
Current
L-H
H
X
L
-
4
Notes:
1. Continue Burst cycles, whether read or write, use the same control inputs. A Deselect continue cycle can only be entered into if a Dese-
lect cycle is executed first.
2. Dummy Read and Write abort can be considered NOPs because the SRAM performs no operation. A Write abort occurs when the W
pin is sampled low but no Byte Write pins are active so no write operation is performed.
3. G can be wired low to minimize the number of control signals provided to the SRAM. Output drivers will automatically turn off during
write cycles.
4. If CKE High occurs during a pipelined read cycle, the DQ bus will remain active (Low Z). If CKE High occurs during a write cycle, the bus
will remain in High Z.
5.
X = Don’t Care; H = Logic High; L = Logic Low; Bx = High = All Byte Write signals are high; Bx = Low = One or more Byte/Write
signals are Low
6. All inputs, except G and ZZ must meet setup and hold times of rising clock edge.
7. Wait states can be inserted by setting CKE high.
8. This device contains circuitry that ensures all outputs are in High Z during power-up.
9. A 2-bit burst counter is incorporated.
10. The address counter is incriminated for all Burst continue cycles.
GS8644Z18E/GS8644Z36E
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.05b 5/2010
6/31
2003, GSI Technology
相關(guān)PDF資料
PDF描述
GS8662QT10BD-200I 8M X 9 QDR SRAM, 0.45 ns, PBGA165
GS8662QT10BGD-250T 8M X 9 QDR SRAM, 0.45 ns, PBGA165
GS8662T06BD-350I 8M X 8 DDR SRAM, 0.45 ns, PBGA165
GS8662T06BD-350T 8M X 8 DDR SRAM, 0.45 ns, PBGA165
GS8672Q38BE-500I 2M X 36 QDR SRAM, 0.45 ns, PBGA165
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8644Z36 制造商:未知廠家 制造商全稱:未知廠家 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8644Z36B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8644Z36B-133 制造商:未知廠家 制造商全稱:未知廠家 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8644Z36B-133I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8644Z36B-150 制造商:未知廠家 制造商全稱:未知廠家 功能描述:72Mb Pipelined and Flow Through Synchronous NBT SRAM
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*