- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383049 > GS84018 (Electronic Theatre Controls, Inc.) Connectors PDF資料下載
參數(shù)資料
| 型號(hào)： | GS84018 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Connectors |
| 中文描述： | 256 × 18，128K的× 32，128K的× 36 4Mb的同步突發(fā)靜態(tài)存儲(chǔ)器 |
| 文件頁(yè)數(shù)： | 11/31頁(yè) |
| 文件大?。?/td> | 911K |
| 代理商： | GS84018 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)當(dāng)前第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)
Rev: 1.12 7/2002
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com
11/31
1999, Giga Semiconductor, Inc.
Preliminary
GS84018/32/36AT/B-180/166/150/100
Mode Pin Functions
Note:
There are pull-up devices on LBO and FT pins and a pull down device on the ZZ pin, so those input pins can be
unconnected and the chip will operate in the default states as specified in the above tables.
Burst Counter Sequences
Linear Burst Sequence
Byte Write Truth Table
Notes:
1.
2.
3.
4.
All byte outputs are active in read cycles regardless of the state of Byte Write Enable inputs.
Byte Write Enable inputs B
A
, B
B
, B
C
and/or B
D
may be used in any combination with BW to write single or multiple bytes.
All byte I/Os remain High-Z during all write operations regardless of the state of Byte Write Enable inputs.
Bytes “
C
” and “
D
” are only available on the x32 and x36 versions.
Mode Name
Pin
Name
State
Function
Burst Order Control
LBO
L
Linear Burst
Interleaved Burst
Flow Through
Pipeline
Active
Standby, I
DD
= I
SB
H or NC
L
H or NC
L or NC
Output Register Control
FT
Power Down Control
ZZ
H
Function
GW
BW
B
A
B
B
B
C
B
D
Notes
Read
H
H
X
X
X
X
1
Read
H
L
H
H
H
H
1
Write byte
A
H
L
L
H
H
H
2, 3
Write byte
B
H
L
H
L
H
H
2, 3
Write byte
C
H
L
H
H
L
H
2, 3, 4
Write byte
D
H
L
H
H
H
L
2, 3, 4
Write all bytes
H
L
L
L
L
L
2, 3, 4
Write all bytes
L
X
X
X
X
X
Note: The burst counter wraps to initial state on the 5th clock.
I
nterleaved Burst Sequence
Note: The burst counter wraps to initial state on the 5th clock.
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
10
11
00
3rd address
10
11
00
01
4th address
11
00
01
10
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
00
11
10
3rd address
10
11
00
01
4th address
11
10
01
00
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS84018AB-100 | Time-Delay Relay Relay Type:Time-Delay |
| GS84018AB-150 | Time-Delay Relay |
| GS84018AB-166 | 256K x 18, 128K x 32, 128K x 36 4Mb Sync Burst SRAMs |
| GS84018AB-180 | 256K x 18, 128K x 32, 128K x 36 4Mb Sync Burst SRAMs |
| GS84018AT-100 | 256K x 18, 128K x 32, 128K x 36 4Mb Sync Burst SRAMs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS84018/32/36T/B-180/166/150/100 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:256K x 18 128K x 32 128K x 36 4Mb Sync Burst |
| GS84018AB-100 | 制造商:GSI Technology 功能描述:SRAM SYNC SGL 3.3V 4.5MBIT 256KX18 12NS/4.5NS 119FBGA - Trays |
| GS84018AB-100I | 制造商:GSI Technology 功能描述:SRAM SYNC SGL 3.3V 4.5MBIT 256KX18 12NS/4.5NS 119FBGA - Trays |
| GS84018AB-150 | 制造商:GSI Technology 功能描述:SRAM SYNC SGL 3.3V 4.5MBIT 256KX18 10NS/3.8NS 119FBGA - Trays |
| GS84018AB-150I | 制造商:GSI Technology 功能描述:SRAM SYNC SGL 3.3V 4.5MBIT 256KX18 10NS/3.8NS 119FBGA - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。