- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223866 > GS8342D37BD-300I (GSI TECHNOLOGY) 1M X 36 QDR SRAM, 0.45 ns, PBGA165 PDF資料下載
參數(shù)資料
| 型號(hào)： | GS8342D37BD-300I |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | SRAM |
| 英文描述： | 1M X 36 QDR SRAM, 0.45 ns, PBGA165 |
| 封裝： | 13 X 15 MM, 1 MM PITCH, FPBGA-165 |
| 文件頁數(shù)： | 6/30頁 |
| 文件大?。?/td> | 962K |
| 代理商： | GS8342D37BD-300I |
第1頁第2頁第3頁第4頁第5頁當(dāng)前第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁
Thermal Impedance
Package
Test PCB
Substrate
θ JA (C°/W)
Airflow = 0 m/s
θ JA (C°/W)
Airflow = 1 m/s
θ JA (C°/W)
Airflow = 2 m/s
θ JB (C°/W)
θ JC (C°/W)
165 BGA
4-layer
TBD
Notes:
1. Thermal Impedance data is based on a number of of samples from mulitple lots and should be viewed as a typical number.
2. Please refer to JEDEC standard JESD51-6.
3. The characteristics of the test fixture PCB influence reported thermal characteristics of the device. Be advised that a good thermal path to
the PCB can result in cooling or heating of the RAM depending on PCB temperature.
Preliminary
GS8342D07/10/19/37BD-450/400/350/333/300
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00 4/2011
14/30
2011, GSI Technology
HSTL I/O DC Input Characteristics
Parameter
Symbol
Min
Max
Units
Notes
Input Reference Voltage
VREF
VDDQ /2 – 0.05
VDDQ /2 + 0.05
V
—
Input High Voltage
VIH1
VREF + 0.1
VDDQ + 0.3
V
1
Input Low Voltage
VIL1
–0.3
VREF – 0.1
V
1
Input High Voltage
VIH2
0.7 * VDDQ
VDDQ + 0.3
V
2,3
Input Low Voltage
VIL2
–0.3
0.3 * VDDQ
V
2,3
Notes:
1. Parameters apply to K, K, SA, D, R, W, BW during normal operation and JTAG boundary scan testing.
2. Parameters apply to Doff, ODT during normal operation and JTAG boundary scan testing.
3. Parameters apply to ZQ during JTAG boundary scan testing only.
HSTL I/O AC Input Characteristics
Parameter
Symbol
Min
Max
Units
Notes
Input Reference Voltage
VREF
VDDQ /2 – 0.08
VDDQ /2 + 0.08
V
—
Input High Voltage
VIH1
VREF + 0.2
VDDQ + 0.5
V
1,2,3
Input Low Voltage
VIL1
–0.5
VREF – 0.2
V
1,2,3
Input High Voltage
VIH2
VDDQ – 0.2
VDDQ + 0.5
V
4,5
Input Low Voltage
VIL2
–0.5
0.2
V
4,5
Notes:
1. VIH(MAX) and VIL(MIN) apply for pulse widths less than one-quarter of the cycle time.
2. Input rise and fall times must be a minimum of 1 V/ns, and within 10% of each other.
3. Parameters apply to K, K, SA, D, R, W, BW during normal operation and JTAG boundary scan testing.
4. Parameters apply to Doff, ODT during normal operation and JTAG boundary scan testing.
5. Parameters apply to ZQ during JTAG boundary scan testing only.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS8342QT07BD-357 | 4M X 8 QDR SRAM, 0.45 ns, PBGA165 |
| GS8342QT10BGD-300T | 4M X 9 QDR SRAM, 0.45 ns, PBGA165 |
| GS8342TT06BGD-500T | 4M X 8 DDR SRAM, 0.45 ns, PBGA165 |
| GS841Z36CGT-166IT | 128K X 36 ZBT SRAM, 7 ns, PQFP100 |
| GS842Z18CB-250T | 256K X 18 ZBT SRAM, 5.5 ns, PBGA119 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8342D38BD-350 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8342D38BD-400 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8342D38BD-450 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8342D38BD-500 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
| GS8342D38BD-550 | 制造商:GSI Technology 功能描述:165 FBGA - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。