參數(shù)資料
型號: GS8342D11BD-500IT
廠商: GSI TECHNOLOGY
元件分類: SRAM
英文描述: 4M X 9 QDR SRAM, 0.45 ns, PBGA165
封裝: 13 X 15 MM, 1 MM PITCH, FPBGA-165
文件頁數(shù): 4/31頁
文件大?。?/td> 950K
代理商: GS8342D11BD-500IT
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.00 4/2011
12/31
2011, GSI Technology
Preliminary
GS8342D06/11/20/38BD-550/500/450/400/350
State Diagram
Power-Up
Read NOP
Load New
Read Address
D Count = 0
DDR Read
D Count = D Count + 1
Write NOP
Load New
Write Address
D Count = 0
DDR Write
D Count = D Count + 1
WRITE
READ
D Count = 2
WRITE
D Count = 2
READ
WRITE
Always
READ
D Count = 2
Notes:
1. Internal burst counter is fixed as 2-bit linear (i.e., when first address is A0+0, next internal burst address is A0+1.
2. “READ” refers to read active status with R = Low, “READ” refers to read inactive status with R = High. The same is
true for “WRITE” and “WRITE”.
3. Read and write state machine can be active simultaneously.
4. State machine control timing sequence is controlled by K.
READ
D Count = 1
Always
Increment
Read Address
WRITE
D Count = 2
Increment
Write Address
WRITE
D Count = 1
Always
相關(guān)PDF資料
PDF描述
GS8342D11BD-500 4M X 9 QDR SRAM, 0.45 ns, PBGA165
GS8342D11BD-550IT 4M X 9 QDR SRAM, 0.45 ns, PBGA165
GS8342D37BD-300I 1M X 36 QDR SRAM, 0.45 ns, PBGA165
GS8342QT07BD-357 4M X 8 QDR SRAM, 0.45 ns, PBGA165
GS8342QT10BGD-300T 4M X 9 QDR SRAM, 0.45 ns, PBGA165
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8342D11BD-550 制造商:GSI Technology 功能描述:165 FBGA - Bulk
GS8342D11BD-550I 制造商:GSI Technology 功能描述:165 FBGA - Bulk
GS8342D18AE-200 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 2MX18 0.45NS 165FPBGA - Trays
GS8342D18AE-333 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 2MX18 0.45NS 165FPBGA - Trays
GS8342D18AGE-200 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V 36MBIT 2MX18 0.45NS 165FPBGA - Trays