- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384350 > GS8322Z18E-133IV (GSI TECHNOLOGY) 36Mb Pipelined and Flow Through Synchronous NBT SRAM PDF資料下載
參數(shù)資料
| 型號： | GS8322Z18E-133IV |
| 廠商： | GSI TECHNOLOGY |
| 元件分類： | DRAM |
| 英文描述： | 36Mb Pipelined and Flow Through Synchronous NBT SRAM |
| 中文描述： | 2M X 18 ZBT SRAM, 8.5 ns, PBGA165 |
| 封裝： | 15 X 17 MM, 1 MM PITCH, FPBGA-165 |
| 文件頁數(shù)： | 1/39頁 |
| 文件大小： | 973K |
| 代理商： | GS8322Z18E-133IV |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
GS8322Z18/36/72(B/E/C)-xxxV
36Mb Pipelined and Flow Through
Synchronous NBT SRAM
250 MHz
–
133 MHz
1.8 V or 2.5 V V
DD
1.8 V or 2.5 V I/O
119, 165 & 209 BGA
Commercial Temp
Industrial Temp
Rev: 1.05 6/2006
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
1/39
2002, GSI Technology
Features
NBT (No Bus Turn Around) functionality allows zero wait
Read-Write-Read bus utilization; fully pin-compatible with
both pipelined and flow through NtRAM, NoBL and
ZBT SRAMs
1.8 V or 2.5 V core power supply
1.8 V or 2.5 V I/O supply
User-configurable Pipeline and Flow Through mode
ZQ mode pin for user-selectable high/low output drive
IEEE 1149.1 JTAG-compatible Boundary Scan
LBO pin for Linear or Interleave Burst mode
Pin-compatible with 2Mb, 4Mb, 8Mb, and 16Mb devices
Byte write operation (9-bit Bytes)
3 chip enable signals for easy depth expansion
ZZ Pin for automatic power-down
JEDEC-standard 119-, 165- or 209-Bump BGA package
RoHS-compliant packages available
Functional Description
The GS8322Z18/36/72-xxxV is a 36Mbit Synchronous Static
SRAM. GSI's NBT SRAMs, like ZBT, NtRAM, NoBL or
other pipelined read/double late write or flow through read/
single late write SRAMs, allow utilization of all available bus
bandwidth by eliminating the need to insert deselect cycles
when the device is switched from read to write cycles.
Because it is a synchronous device, address, data inputs, and
read/write control inputs are captured on the rising edge of the
input clock. Burst order control (LBO) must be tied to a power
rail for proper operation. Asynchronous inputs include the
Sleep mode enable (ZZ) and Output Enable. Output Enable can
be used to override the synchronous control of the output
drivers and turn the RAM's output drivers off at any time.
Write cycles are internally self-timed and initiated by the rising
edge of the clock input. This feature eliminates complex off-
chip write pulse generation required by asynchronous SRAMs
and simplifies input signal timing.
The GS8322Z18/36/72-xxxV may be configured by the user to
operate in Pipeline or Flow Through mode. Operating as a
pipelined synchronous device, in addition to the rising-edge-
triggered registers that capture input signals, the device
incorporates a rising edge triggered output register. For read
cycles, pipelined SRAM output data is temporarily stored by
the edge-triggered output register during the access cycle and
then released to the output drivers at the next rising edge of
clock.
The GS8322Z18/36/72-xxxV is implemented with GSI's high
performance CMOS technology and is available in a JEDEC-
standard 119-bump, 165-bump or 209-bump BGA package.
Parameter Synopsis
-250 -225 -200 -166 -150 -133 Unit
3.0
4.0
4.4
5.0
6.0
275
330
415
385
340
305
6.5
6.5
7.0
7.5
8.0
200
225
300
280
255
245
Pipeline
3-1-1-1
t
KQ
tCycle
Curr
(x18)
Curr
(x36)
Curr
(x72)
t
KQ
tCycle
Curr
(x18)
Curr
(x36)
Curr
(x72)
3.0
3.0
3.5
3.8
6.7
205
230
285
8.5
8.5
160
185
230
4.0
7.5
180
205
255
8.5
8.5
150
170
225
ns
ns
mA
mA
mA
ns
ns
mA
mA
mA
255
300
240
280
215
245
Flow
Through
2-1-1-1
7.0
7.5
8.0
190
215
180
205
170
195
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS8322Z18E-133V | 36Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8322Z18E-150IV | 36Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8322Z18E-150V | 36Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8322Z18E-166IV | 36Mb Pipelined and Flow Through Synchronous NBT SRAM |
| GS8322Z18E-166V | 36Mb Pipelined and Flow Through Synchronous NBT SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8322Z18E-133V | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V/2.5V 36MBIT 2MX18 8.5NS/4NS 165FPBGA - Trays |
| GS8322Z18E-150 | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 36MBIT 2MX18 8.5NS/3.8NS 165FBGA - Trays |
| GS8322Z18E-150I | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 2.5V/3.3V 36MBIT 2MX18 8.5NS/3.8NS 165FBGA - Trays |
| GS8322Z18E-150IV | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V/2.5V 36MBIT 2MX18 8.5NS/3.8NS 165FPBGA - Trays |
| GS8322Z18E-150V | 制造商:GSI Technology 功能描述:SRAM SYNC DUAL 1.8V/2.5V 36MBIT 2MX18 8.5NS/3.8NS 165FPBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。