• <kbd id="xn2nr"><sup id="xn2nr"><big id="xn2nr"></big></sup></kbd>
  • <ins id="xn2nr"><sup id="xn2nr"></sup></ins>
    參數(shù)資料
    型號(hào): GS832218
    廠商: Electronic Theatre Controls, Inc.
    英文描述: 256K SERIAL CONFIGURATION PROM
    中文描述: 200萬× 18,100萬× 36,為512k × 72分配36MB的S /雙氰胺同步突發(fā)靜態(tài)存儲(chǔ)器
    文件頁數(shù): 30/41頁
    文件大?。?/td> 1223K
    代理商: GS832218
    Preliminary
    GS832218(B/E)/GS832236(B/E)/GS832272(C)
    Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
    Rev: 1.06 9/2004
    30/41
    2001, GSI Technology
    ID Register Contents
    Tap Controller Instruction Set
    Overview
    There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific
    (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be
    implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load
    address, data or control signals into the RAM or to preload the I/O buffers.
    When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01.
    When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired
    instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the
    TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this
    device is listed in the following table.
    Die
    Revision
    Code
    Not Used
    I/O
    Configuration
    GSI Technology
    JEDEC Vendor
    ID Code
    P
    0
    1
    1
    1
    1
    1
    Bit #
    x72
    x36
    x32
    x18
    x16
    31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
    X
    X
    X
    X
    0
    0
    0
    0
    0
    0
    0
    0
    0
    0
    X
    X
    X
    X
    0
    0
    0
    0
    0
    0
    0
    0
    0
    0
    X
    X
    X
    X
    0
    0
    0
    0
    0
    0
    0
    0
    0
    0
    X
    X
    X
    X
    0
    0
    0
    0
    0
    0
    0
    0
    0
    0
    X
    X
    X
    X
    0
    0
    0
    0
    0
    0
    0
    0
    0
    0
    0
    0
    0
    0
    0
    0
    0
    0
    0
    0
    1
    1
    1
    1
    1
    0
    0
    1
    0
    1
    0
    0
    0
    1
    1
    1
    0
    0
    0
    0
    0
    0
    0
    0
    0
    0
    0
    0
    0
    0
    0 1 1 0 1 1 0 0 1
    0 1 1 0 1 1 0 0 1
    0 1 1 0 1 1 0 0 1
    0 1 1 0 1 1 0 0 1
    0 1 1 0 1 1 0 0 1
    相關(guān)PDF資料
    PDF描述
    GS832218B 2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    GS832218B-133 256K SERIAL CONFIGURATION PROM
    GS832218B-133I 256K SERIAL CONFIGURATION PROM
    GS832218B-150 2M x 18, 1M x 36, 512K x 72 36Mb S/DCD Sync Burst SRAMs
    GS832218B-150I 256K SERIAL CONFIGURATION PROM
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    GS832218AB-150 制造商:GSI Technology 功能描述:119 BGA - Bulk
    GS832218AB-150I 制造商:GSI Technology 功能描述:119 BGA - Bulk
    GS832218AB-150IV 制造商:GSI Technology 功能描述:165 BGA - Bulk
    GS832218AB-150V 制造商:GSI Technology 功能描述:165 BGA - Bulk
    GS832218AB-200 制造商:GSI Technology 功能描述:119 BGA - Bulk