- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄384349 > GS8321Z18E-200V (GSI TECHNOLOGY) 36Mb Pipelined and Flow Through Synchronous NBT SRAMs PDF資料下載
參數(shù)資料
| 型號(hào)： | GS8321Z18E-200V |
| 廠商： | GSI TECHNOLOGY |
| 元件分類(lèi)： | DRAM |
| 英文描述： | 36Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| 中文描述： | 2M X 18 ZBT SRAM, 6.5 ns, PBGA165 |
| 封裝： | 15 X 17 MM, 1 MM PITCH, FPBGA-165 |
| 文件頁(yè)數(shù)： | 18/32頁(yè) |
| 文件大?。?/td> | 737K |
| 代理商： | GS8321Z18E-200V |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)
AC Electrical Characteristics
Parameter
Symbol
-250
-225
-200
-166
-150
-133
Unit
Min
4.0
—
1.5
Max
—
3.0
—
Min
4.4
—
1.5
Max
—
3.0
—
Min
5.0
—
1.5
Max
—
3.0
—
Min
6.0
—
1.5
Max
—
3.5
—
Min
6.7
—
1.5
Max
—
3.8
—
Min
7.5
—
1.5
Max
—
4.0
—
Pipeline
Clock Cycle Time
Clock to Output Valid
Clock to Output Invalid
tKC
tKQ
tKQX
ns
ns
ns
Clock to Output in Low-Z
tLZ
1
tS
tH
tKC
tKQ
tKQX
1.5
—
1.5
—
1.5
—
1.5
—
1.5
—
1.5
—
ns
Setup time
Hold time
Clock Cycle Time
Clock to Output Valid
Clock to Output Invalid
1.5
0.2
5.5
—
3.0
—
—
—
5.5
—
1.5
0.3
6.0
—
3.0
—
—
—
6.0
—
1.5
0.4
6.5
—
3.0
—
—
—
6.5
—
1.5
0.5
7.0
—
3.0
—
—
—
7.0
—
1.5
0.5
7.5
—
3.0
—
—
—
7.5
—
1.5
0.5
8.5
—
3.0
—
—
—
8.5
—
ns
ns
ns
ns
ns
Flow
Through
Clock to Output in Low-Z
tLZ
1
tS
tH
tKH
tKL
3.0
—
3.0
—
3.0
—
3.0
—
3.0
—
3.0
—
ns
Setup time
Hold time
Clock HIGH Time
Clock LOW Time
Clock to Output in
High-Z
G to Output Valid
1.5
0.5
1.3
1.7
—
—
—
—
1.5
0.5
1.3
1.7
—
—
—
—
1.5
0.5
1.3
1.7
—
—
—
—
1.5
0.5
1.3
1.7
—
—
—
—
1.5
0.5
1.5
1.7
—
—
—
—
1.5
0.5
1.7
2
—
—
—
—
ns
ns
ns
ns
tHZ
1
1.5
2.5
1.5
2.7
1.5
3.0
1.5
3.0
1.5
3.0
1.5
3.0
ns
tOE
—
2.5
—
2.7
—
3.0
—
3.5
—
3.8
—
4.0
ns
G to output in Low-Z
tOLZ
1
0
—
0
—
0
—
0
—
0
—
0
—
ns
G to output in High-Z
tOHZ
1
—
2.5
—
2.7
—
3.0
—
3.0
—
3.0
—
3.0
ns
ZZ setup time
tZZS
2
5
—
5
—
5
—
5
—
5
—
5
—
ns
ZZ hold time
tZZH
2
tZZR
1
—
1
—
1
—
1
—
1
—
1
—
ns
ZZ recovery
20
—
20
—
20
—
20
—
20
—
20
—
ns
GS8321Z18/32/36E-xxxV
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.05 6/2006
18/32
2003, GSI Technology
Notes:
1.
2.
These parameters are sampled and are not 100% tested.
ZZ is an asynchronous signal. However, in order to be recognized on any given clock cycle, ZZ must meet the specified setup and hold
times as specified above.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS8321Z18E-225IV | 36Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS8321Z18E-225V | 36Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS8321Z18E-250IV | 36Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS8321Z18E-250V | 36Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS8321Z18E-V | 36Mb Pipelined and Flow Through Synchronous NBT SRAMs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS8321Z18E-225 | 制造商:GSI 制造商全稱:GSI Technology 功能描述:36Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS8321Z18E-225I | 制造商:GSI 制造商全稱:GSI Technology 功能描述:36Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS8321Z18E-225IV | 制造商:GSI 制造商全稱:GSI Technology 功能描述:36Mb Pipelined and Flow Through Synchronous NBT SRAMs |
| GS8321Z18E-225V | 制造商:GSI Technology 功能描述:SRAM SYNC SGL 1.8V 36MBIT 2MX18 7NS/2.7NS 165FPBGA - Trays |
| GS8321Z18E-250 | 制造商:GSI Technology 功能描述:SRAM SYNC SGL 2.5V/3.3V 36MBIT 2MX18 6.5NS/2.5NS 165FBGA - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。