參數(shù)資料
型號(hào)： GS8320Z36T-133I
廠(chǎng)商： Electronic Theatre Controls, Inc.
英文描述： 36Mb Pipelined and Flow Through Synchronous NBT SRAM
中文描述： 流水線(xiàn)和流量分配36MB通過(guò)同步唑的SRAM
文件頁(yè)數(shù)： 11/24頁(yè)
文件大?。?/td> 643K
代理商： GS8320Z36T-133I
GS8320Z18/36T-250/225/200/166/150/133
Preliminary
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 1.03 10/2004
11/24
2001, GSI Technology
Burst Cycles
Although NBT RAMs are designed to sustain 100% bus bandwidth by eliminating turnaround cycle when there is transition from
read to write, multiple back-to-back reads or writes may also be performed. NBT SRAMs provide an on-chip burst address
generator that can be utilized, if desired, to further simplify burst read or write implementations. The ADV control pin, when
driven high, commands the SRAM to advance the internal address counter and use the counter generated address to read or write
the SRAM. The starting address for the first cycle in a burst cycle series is loaded into the SRAM by driving the ADV pin low, into
Load mode.
Burst Order
The burst address counter wraps around to its initial state after four addresses (the loaded address and three more) have been
accessed. The burst sequence is determined by the state of the Linear Burst Order pin (LBO). When this pin is low, a linear burst
sequence is selected. When the RAM is installed with the LBO pin tied high, Interleaved burst sequence is selected. See the tables
below for details.
Mode Pin Functions
Note:
There is a pull-up device FT pin and a pull-down device on the ZZ pin, so those input pins can be unconnected and the chip will operate in the
default states as specified in the above tables.
Burst Counter Sequences
BPR 1999.05.18
Mode Name
Pin Name
State
L
H
L
H or NC
L or NC
Function
Linear Burst
Interleaved Burst
Flow Through
Pipeline
Active
Standby, I
DD
= I
SB
Burst Order Control
LBO
Output Register Control
FT
Power Down Control
ZZ
H
Note:
The burst counter wraps to initial state on the 5th clock.
Note:
The burst counter wraps to initial state on the 5th clock.
Linear Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
10
11
00
3rd address
10
11
00
01
4th address
11
00
01
10
Interleaved Burst Sequence
A[1:0] A[1:0] A[1:0] A[1:0]
1st address
00
01
10
11
2nd address
01
00
11
10
3rd address
10
11
00
01
4th address
11
10
01
00
相關(guān)PDF資料
PDF描述
GS8320Z36T-150 36Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8320Z36T-150I 36Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8320Z36T-166 36Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8320Z36T-166I 36Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8320Z36T-200 36Mb Pipelined and Flow Through Synchronous NBT SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8320Z36T-133IT 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:36Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8320Z36T-133IV 制造商:GSI 制造商全稱(chēng):GSI Technology 功能描述:36Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS8320Z36T-133T 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:36Mb Pipelined and Flow Through Synchronous NBT SRAM
GS8320Z36T-133V 制造商:GSI 制造商全稱(chēng):GSI Technology 功能描述:36Mb Pipelined and Flow Through Synchronous NBT SRAMs
GS8320Z36T-150 制造商:GSI 制造商全稱(chēng):GSI Technology 功能描述:36Mb Pipelined and Flow Through Synchronous NBT SRAMs
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*