參數(shù)資料
型號(hào): GS820E32Q-138I
廠商: Electronic Theatre Controls, Inc.
元件分類: DRAM
英文描述: 2M Synchronous Burst SRAM
中文描述: 200萬(wàn)同步突發(fā)靜態(tài)存儲(chǔ)器
文件頁(yè)數(shù): 19/23頁(yè)
文件大?。?/td> 345K
代理商: GS820E32Q-138I
Rev: 1.03 2/2000
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com
19/23
1999, Giga Semconductor, Inc.
D
GS820E32T/Q-150/138/133/117/100/66
Sleep Mode Timing Diagram
Application Tips
Single and Dual Cycle Deselect
SCD devices force the use of “dummy read cycles” (read cycles that are launched normally but that are ended with the output drivers inactive) in
a fully synchronous environment. Dummy read cycles waste performance but their use usually assures there will be no bus contention in
transitions fromreads to writes or between banks of RAMs. DCD SRAMs do not waste bandwidth on dummy cycles and are logically simpler to
manage in a multiple bank application (wait states need not be inserted at bank address boundary crossings) but greater care must be exercised
to avoid excessive bus contention.
CK
ADSP
ADSC
tH
tKH tKL
tKC
tS
ZZ
tZZR
tZZH
tZZS
~
~
~
~
Snooze
相關(guān)PDF資料
PDF描述
GS820E32Q-150 2M Synchronous Burst SRAM
GS820E32T-138I 5.6UF/100VDC METAL POLY CAP
GS820E32A 2M Synchronous Burst SRAM
GS820E32Q-6 2M Synchronous Burst SRAM
GS820E32Q-66 2M Synchronous Burst SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS820E32Q-150 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2M Synchronous Burst SRAM
GS820E32Q-150I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2M Synchronous Burst SRAM
GS820E32Q-4 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2M Synchronous Burst SRAM
GS820E32Q-4I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2M Synchronous Burst SRAM
GS820E32Q-5 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2M Synchronous Burst SRAM