- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383038 > GS820E32Q-138 (Electronic Theatre Controls, Inc.) 2M Synchronous Burst SRAM PDF資料下載
參數(shù)資料
| 型號： | GS820E32Q-138 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 元件分類： | DRAM |
| 英文描述： | 2M Synchronous Burst SRAM |
| 中文描述： | 200萬同步突發(fā)靜態(tài)存儲器 |
| 文件頁數(shù)： | 7/23頁 |
| 文件大?。?/td> | 345K |
| 代理商： | GS820E32Q-138 |
Rev: 1.03 2/2000
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com
7/23
1999, Giga Semconductor, Inc.
D
GS820E32T/Q-150/138/133/117/100/66
Simplified State Diagram
First Write
First Read
Burst Write
Burst Read
Deselect
R
W
CR
CW
X
X
W
R
R
W
R
X
X
X
S
S
CR
R
CW
CR
CR
Notes:
1.
2.
The diagramshows only supported (tested) synchronous state transitions. The diagrampresumes G is tied Low.
The upper portion of the diagramassumes active use of only the Enable (E
1,
E
2,
E
3
) and Write (B
A
, B
B
, B
C
, B
D
, BW and GW) control inputs
and that ADSP is tied high and ADSC is tied low.
The upper and lower portions of the diagramtogether assume active use of only the Enable, Write and ADSC control inputs and assumes
ADSP is tied high and ADV is tied low.
3.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS820E32Q-138I | 2M Synchronous Burst SRAM |
| GS820E32Q-150 | 2M Synchronous Burst SRAM |
| GS820E32T-138I | 5.6UF/100VDC METAL POLY CAP |
| GS820E32A | 2M Synchronous Burst SRAM |
| GS820E32Q-6 | 2M Synchronous Burst SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS820E32Q-138I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2M Synchronous Burst SRAM |
| GS820E32Q-150 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2M Synchronous Burst SRAM |
| GS820E32Q-150I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2M Synchronous Burst SRAM |
| GS820E32Q-4 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2M Synchronous Burst SRAM |
| GS820E32Q-4I | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:2M Synchronous Burst SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。