- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄370388 > GS820 PDF資料下載
參數(shù)資料
| 型號(hào)： | GS820 |
| 文件頁(yè)數(shù)： | 7/23頁(yè) |
| 文件大?。?/td> | 649K |
| 代理商： | GS820 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)
Rev: 1.08 2/2001
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
7/23
2000, Giga Semiconductor, Inc.
GS82032AT/Q-200/180/166/133/100
Simplified State Diagram
First Write
First Read
Burst Write
Burst Read
Deselect
R
W
CR
CW
X
X
W
R
R
W
R
X
X
X
S
S
CR
R
CW
CR
CR
Notes:
1.
2.
The diagram shows only supported (tested) synchronous state transitions. The diagram presumes G is tied low.
The upper portion of the diagram assumes active use of only the Enable (E
1,
E
2,
E
3
) and Write (B
A
, B
B
, B
C
, B
D
, BW, and GW) control
inputs, and that ADSP is tied high and ADSC is tied low.
The upper and lower portions of the diagram together assume active use of only the Enable, Write, and ADSC control inputs, and
assumes ADSP is tied high and ADV is tied low.
3.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS82032AQ-133IT | x32 Fast Synchronous SRAM |
| GS82032AT-180T | x32 Fast Synchronous SRAM |
| GS82032AT-200 | x32 Fast Synchronous SRAM |
| GS82032AT-200T | x32 Fast Synchronous SRAM |
| GS82032AT-5IT | x32 Fast Synchronous SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS82032 | 制造商:GSI 制造商全稱(chēng):GSI Technology 功能描述:64K x 32 2M Synchronous Burst SRAM |
| GS820322T-138 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:64K x 32 2M Synchronous Burst SRAM |
| GS82032A | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:2M Synchronous Burst SRAM |
| GS82032AGQ-133 | 制造商:GSI Technology 功能描述:2MB (64K X 32) SYNCH BURST SCD - Trays |
| GS82032AGQ-133I | 制造商:GSI Technology 功能描述:2MB (64K X 32) SYNCH BURST SCD - Trays |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。