- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385317 > GS8170LW36C-333I (Electronic Theatre Controls, Inc.) 18Mb sigma 1x1Lp CMOS I/O Late Write SigmaRAM PDF資料下載
參數(shù)資料
| 型號： | GS8170LW36C-333I |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 18Mb sigma 1x1Lp CMOS I/O Late Write SigmaRAM |
| 中文描述： | 35.7西格馬1x1Lp的CMOS的I / O后寫入SigmaRAM |
| 文件頁數(shù)： | 10/27頁 |
| 文件大?。?/td> | 884K |
| 代理商： | GS8170LW36C-333I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
GS8170LW36/72C-333/300/250/200
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 2.03 1/2005
10/27
2002, GSI Technology, Inc.
Echo Clock Control in Two Banks of SigmaRAMs
It should be noted that deselection of the RAM via E2 and E3 also deselects the Echo Clock output drivers. The deselection of
Echo Clock drivers is always pipelined to the same degree as output data. Deselection of the RAM via E1 does not deactivate the
Echo Clocks.
In some applications it may be appropriate to pause between banks; to deselect both RAMs with E1 before resuming read
operations. An E1 deselect at a bank switch will allow at least one clock to be issued from the new bank before the first read cycle
in the bank. Although the following drawing illustrates a E1 read pause upon switching from Bank 1 to Bank 2, a write to Bank 2
would have the same effect, causing the RAM in Bank 2 to issue at least one clock before it is needed.
Pipelined Read Bank Switch with E1 Deselect
CMOS Output Driver Impedance Control
Read A
Read B
Read C
Read D
Read E
A
B
C
D
E
Q(A)
Q(C)
Q(D)
Q(B)
Q(C)
CK
Address
ADV
E1
E2 Bank1 E2 Bank1
W
CQ Bank1
DQ_Bank1
CQ1+CQ2
CQ Bank2
DQ_Bank2
Read A
Read B
Deselect
Read D
Read E
A
B
D
E
Q(A)
Q(E)
Q(B)
Q(D)
CK
Address
ADV
E1
E2 Bank1 E2 Bank1
W
CQ_Bank1
DQ_Bank1
CQ1+CQ2
CQ_Bank2
DQ_Bank2
相關PDF資料 |
PDF描述 |
|---|---|
| GS8170LW36 | Low-Noise Operational Amplifier 8-PDIP -40 to 85 |
| GS8170LW36C-200 | Low-Noise Operational Amplifier 8-PDIP -40 to 85 |
| GS8170LW36C-200I | Low-Noise Operational Amplifier 8-SO -40 to 85 |
| GS8170LW36C-250 | Low-Noise Operational Amplifier 8-SO -40 to 85 |
| GS8170LW36C-250I | Low-Noise Operational Amplifier 8-SO -40 to 85 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| GS8170LW72AC-300I | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 1.8NS 209FBGA - Trays |
| GS8170LW72AC-350 | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 1.7NS 209FBGA - Trays |
| GS8170LW72AGC-250 | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 2.1NS 209FBGA - Trays |
| GS8170LW72AGC-300 | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 1.8NS 209FBGA - Trays |
| GS8170LW72AGC-333 | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 1.8NS 209FBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復。