參數(shù)資料
型號(hào)： GS8170LW36C-300I
廠商： Electronic Theatre Controls, Inc.
英文描述： Low-Noise Operational Amplifier 8-SO -40 to 85
中文描述： 35.7西格馬1x1Lp的CMOS的I / O后寫(xiě)入SigmaRAM
文件頁(yè)數(shù)： 1/27頁(yè)
文件大?。?/td> 884K
代理商： GS8170LW36C-300I
GS8170LW36/72C-333/300/250/200
18Mb
Σ
1x1Lp CMOS I/O
Late Write SigmaRAM
200 MHz–333 MHz
1.8 V V
DD
1.8 V I/O
209-Bump BGA
Commercial Temp
Industrial Temp
Rev: 2.03 1/2005
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
1/27
2002, GSI Technology, Inc.
Features
Late Write mode, Pipelined Read mode
JEDEC-standard SigmaRAM
pinout and package
1.8 V +150/–100 mV core power supply
1.8 V CMOS Interface
ZQ controlled user-selectable output drive strength
Dual Cycle Deselect
Burst Read and Write option
Fully coherent read and write pipelines
Echo Clock outputs track data output drivers
Byte write operation (9-bit bytes)
2 user-programmable chip enable inputs
IEEE 1149.1 JTAG-compliant Serial Boundary Scan
209-bump, 14 mm x 22 mm, 1 mm bump pitch BGA package
Pin-compatible with future 36Mb, 72Mb, and 144Mb
devices
SigmaRAM Family Overview
GS8170LW36/72 SigmaRAMs are built in compliance with
the SigmaRAM pinout standard for synchronous SRAMs.
They are 18,874,368-bit (18Mb) SRAMs. This family of wide,
very low voltage CMOS I/O SRAMs is designed to operate at
the speeds needed to implement economical high performance
networking systems.
Σ
RAMs are offered in a number of configurations including
Late Write, Double Late Write, and Double Data Rate (DDR).
The logical differences between the protocols employed by
these RAMs mainly involve various approaches to write
cueing and data transfer rates. The
Σ
RAM
family standard
allows a user to implement the interface protocol best suited to
the task at hand.
Functional Description
Because SigmaRAMs are synchronous devices, address data
inputs and read/write control inputs are captured on the rising
edge of the input clock. Write cycles are internally self-timed
and initiated by the rising edge of the clock input. This feature
eliminates complex off-chip write pulse generation required by
asynchronous SRAMs and simplifies input signal timing.
Σ
RAMs support pipelined reads utilizing a rising-edge-
triggered output register. They also utilize a Dual Cycle
Deselect (DCD) output deselect protocol.
Σ
RAMs are implemented with high performance CMOS
technology and are packaged in a 209-bump BGA.
209-Bump, 14 mm x 22 mm BGA
1 mm Bump Pitch, 11 x 19 Bump Array
Bottom View
Parameter Synopsis
Key Fast Bin Specs
Symbol
- 333
Cycle Time
tKHKH
3.0 ns
Access Time
tKHQV
1.6 ns
相關(guān)PDF資料
PDF描述
GS8170LW36C-333 Low-Noise Operational Amplifier 8-SO -40 to 85
GS8170LW72C-200 Low-Noise Operational Amplifier 8-SOIC -40 to 85
GS8170LW72C-200I Low-Noise Operational Amplifier 8-SOIC -40 to 85
GS8170LW72C-250 Low-Noise Operational Amplifier 8-SOIC -40 to 85
GS8170LW72C-250I Low-Noise Operational Amplifier 8-SOIC -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
GS8170LW72AC-300I 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 1.8NS 209FBGA - Trays
GS8170LW72AC-350 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 1.7NS 209FBGA - Trays
GS8170LW72AGC-250 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 2.1NS 209FBGA - Trays
GS8170LW72AGC-300 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 1.8NS 209FBGA - Trays
GS8170LW72AGC-333 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V 18MBIT 256KX72 1.8NS 209FBGA - Trays
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*