- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385317 > GS816272C (GSI TECHNOLOGY) 256K x 72 18Mb Sync Burst SRAMs PDF資料下載
參數(shù)資料
| 型號： | GS816272C |
| 廠商： | GSI TECHNOLOGY |
| 英文描述： | 256K x 72 18Mb Sync Burst SRAMs |
| 中文描述： | 256 × 72 35.7同步突發(fā)靜態(tài)存儲(chǔ)器 |
| 文件頁數(shù)： | 29/31頁 |
| 文件大?。?/td> | 791K |
| 代理商： | GS816272C |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁當(dāng)前第29頁第30頁第31頁
GS816272C
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
Rev: 2.18 11/2005
29/31
1999, GSI Technology
18Mb Sync SRAM Datasheet Revision History
DS/DateRev. Code: Old;
New
Types of Changes
Format or Content
Page;Revisions;Reason
GS816218B-150IB 1.00 9/
1999A;GS816218B-150IB
2.00 1/1999B
Content
Converted from 0.25u 3.3V process to 0.18u 2.5V process.
Master File Rev B
Added x72 Pinout.
Added GSI Logo.
Changed BGA package drawing for 209 pin package.
GS816218B 2.01 1/
2000C;GS816218 B 2.02 1/
2000D
GS18/362.0 1/2000DGS18/
362.03 2/2000E
Front page; Features - changed 2.5V I/O supply to 2.5V
or3.3V I/O supply; Core and Interface voltages - Changed
paragraph to include information for 3.3V;Completeness
Absolute Maximum Ratings; Changed VDDQ - Value: From: -
.05 to VDD : to : -.05 to 3.6; Completeness.
Recommended Operating Conditions;Changed: I/O Supply
Voltage- Max. from VDD to 3.6; Input High Voltage- Max. from
VDD +0.3 to 3.6; Same page - took out Note 1;Completeness
Electrical Characteristics - Added second Output High Voltage
line to table; completeness.
Note: There was not a Rev 2.02 for the 8160Z or the 8161Z.
Updated pad out and pin description table (7D changed from
NC to GW)
GS18/362.03 2/2000E;
816218_r2_04
Content
816218_r2_04;
816218_r2_05
Content
Updated BGA pin description table to comply with JEDEC
standards
816218_r2_05;
816218_r2_06
Content
Changed the value of ZZ recovery in the AC Electrical
Characteristics table on page 19 from 20 ns to 100 ns
816218_r2_06;
816218_r2_07
Content/Format
Added 225 MHz speed bin
Updated numbers in page 1 table, AC Characteristics table,
and Operating Currents table
Updated format to comply with Technical Publications
standards
Changed V
SSQ
references to V
SS
Changed K4 and K8 in 209-bump BGA to NC
Updated Capitance table—removed Input row and changed
Output row to I/O
Updated numbers for Clock to Output Valid (PL) and Clock to
Output Valid (FT) for 166 MHz and 133 MHz on AC Electrical
Characteristics table
Updated Features list on page 1
Completely reworked table on page 1
Updated Mode Pin Functions table on page 9
816218_r2_07;
816218_r2_08
Content
816218_r2_08;
816218_r2_09
Content
816218_r2_09;
816218_r2_10
Content
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GS8170LW72C-333I | 18Mb sigma 1x1Lp CMOS I/O Late Write SigmaRAM |
| GS8170LW36C-333I | 18Mb sigma 1x1Lp CMOS I/O Late Write SigmaRAM |
| GS8170LW36 | Low-Noise Operational Amplifier 8-PDIP -40 to 85 |
| GS8170LW36C-200 | Low-Noise Operational Amplifier 8-PDIP -40 to 85 |
| GS8170LW36C-200I | Low-Noise Operational Amplifier 8-SO -40 to 85 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GS816272C200 | 制造商:GSI 功能描述:New |
| GS816272CC-150 | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 2.5V/3.3V 18MBIT 256KX72 7.5NS/3.8NS 209FBGA - Trays |
| GS816272CC-150I | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 2.5V/3.3V 18MBIT 256KX72 7.5NS/3.8NS 209FBGA - Trays |
| GS816272CC-150IV | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V/2.5V 18MBIT 256KX72 7.5NS/3.8NS 209FBGA - Trays |
| GS816272CC-150V | 制造商:GSI Technology 功能描述:SRAM SYNC OCTAL 1.8V/2.5V 18MBIT 256KX72 7.5NS/3.8NS 209FBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。