參數(shù)資料
型號: GS816132D-200I
廠商: Electronic Theatre Controls, Inc.
英文描述: 165 Bump BGA?x18 Commom I/O?Top View (Package D)
中文描述: 165焊球BGA封裝?x18 Commom的I / O?頂視圖(D組)
文件頁數(shù): 34/40頁
文件大小: 1391K
代理商: GS816132D-200I
Rev: 2.12 9/2002
Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com.
26/32
1999, Giga Semiconductor, Inc.
GS816118/36T-250/225/200/166/150/133
EXTEST command does not block or override the RAM’s input pins; therefore, the RAM’s internal state is still determined by its input pins.
Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then the EXTEST
command is used to output the Boundary Scan Register’s contents, in parallel, on the RAM’s data output drivers on the falling edge of TCK when
the controller is in the Update-IR state.
Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the
sate of all the RAM’s input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in
parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM’s output pins drive out the value of the
Boundary Scan Register location with which each output pin is associated.
IDCODE
The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID
register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any
time the controller is placed in the Test-Logic-Reset state.
SAMPLE-Z
If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Bound-
ary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.
RFU
These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.
JTAG TAP Instruction Set Summary
Instruction
Code
Description
Notes
EXTEST
000
Places the Boundary Scan Register between TDI and TDO.
1
IDCODE
001
Preloads ID Register and places it between TDI and TDO.
Captures I/O ring contents. Places the Boundary Scan Register between TDI and
TDO.
Forces all RAM output drivers to High-Z.
1, 2
SAMPLE-Z
010
1
RFU
011
Do not use this instruction; Reserved for Future Use.
Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.
1
SAMPLE/
PRELOAD
100
Captures I/O ring contents. Places the Boundary Scan Register between TDI and
TDO.
1
GSI
101
GSI private instruction.
Do not use this instruction; Reserved for Future Use.
Replicates BYPASS instruction. Places Bypass Register between TDI and TDO.
1
RFU
110
1
BYPASS
111
Places Bypass Register between TDI and TDO.
1
Notes:
1.
2.
Instruction codes expressed in binary, MSB on left, LSB on right.
Default instruction automatically loaded at power-up and in test-logic-reset state.
相關PDF資料
PDF描述
GS816132D-225 Pin Strip Header; No. of Contacts:36; Pitch Spacing:0.1"; No. of Rows:1; Contact Material:Copper Alloy; Contact Plating:Tin-Lead Over Nickel; Leaded Process Compatible:No; Mounting Type:PCB Straight Thru Hole RoHS Compliant: No
GS816132D-225I 165 Bump BGA?x18 Commom I/O?Top View (Package D)
GS816132D-250 165 Bump BGA?x18 Commom I/O?Top View (Package D)
GS816132D-250I 165 Bump BGA?x18 Commom I/O?Top View (Package D)
GS816136D-133 165 Bump BGA?x18 Commom I/O?Top View (Package D)
相關代理商/技術參數(shù)
參數(shù)描述
GS816132D-225 制造商:未知廠家 制造商全稱:未知廠家 功能描述:165 Bump BGA?x18 Commom I/O?Top View (Package D)
GS816132D-225I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:165 Bump BGA?x18 Commom I/O?Top View (Package D)
GS816132D-250 制造商:未知廠家 制造商全稱:未知廠家 功能描述:165 Bump BGA?x18 Commom I/O?Top View (Package D)
GS816132D-250I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:165 Bump BGA?x18 Commom I/O?Top View (Package D)
GS816132DD-150 制造商:GSI Technology 功能描述:165 BGA - Bulk