- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄370366 > GMS81C5016-XXXQT MICROCONTROLLER|8-BIT|CMOS|QFP|44PIN|PLASTIC PDF資料下載
參數(shù)資料
| 型號(hào)： | GMS81C5016-XXXQT |
| 英文描述： | MICROCONTROLLER|8-BIT|CMOS|QFP|44PIN|PLASTIC |
| 中文描述： | 單片機(jī)| 8位|的CMOS | QFP封裝| 44PIN |塑料 |
| 文件頁數(shù)： | 60/93頁 |
| 文件大?。?/td> | 853K |
| 代理商： | GMS81C5016-XXXQT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁當(dāng)前第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁
GMS81C1404/GMS81C1408
58
June. 2001 Ver 1.2
The interrupts are controlled by the interrupt master enable
flag I-flag (bit 2 of PSW), the interrupt enable register
(IENH, IENL) and the interrupt request flags (in IRQH,
IRQL) except Power-on reset and software BRK interrupt.
Interrupt enable registers are shown in Figure 17-2 . These
registers are composed of interrupt enable flags of each in-
terrupt source, these flags determines whether an interrupt
will be accepted or not. When enable flag is “0”, a corre-
sponding interrupt source is prohibited. Note that PSW
contains also a master enable bit, I-flag, which disables all
interrupts at once.
Figure 17-2 Interrupt Enable Registers and Interrupt Request Registers
When an interrupt is occurred, the I-flag is cleared and dis-
able any further interrupt, the return address and PSW are
pushed into the stack and the PC is vectored to. Once in the
interrupt service routine the source(s) of the interrupt can
be determined by polling the interrupt request flag bits.
The interrupt request flag bit(s) must be cleared by soft-
ware before re-enabling interrupts to avoid recursive inter-
rupts. The Interrupt Request flags are able to be read and
written.
Reset/Interrupt
Symbol
Priority
Vector Addr.
Hardware Reset
External Interrupt 0
External Interrupt 1
Timer 0
Timer 1
External Interrupt 2
External Interrupt 3
Timer 2
Timer 3
A/D Converter
Watch Dog Timer
Basic Interval Timer
Serial Interface
RESET
INT0
INT1
Timer 0
Timer 1
INT2
INT3
Timer 2
Timer 3
A/D C
WDT
BIT
SPI
-
1
2
3
4
5
6
7
8
9
10
11
12
FFFE
H
FFFA
H
FFF8
H
FFF6
H
FFF4
H
FFF2
H
FFF0
H
FFEE
H
FFEC
H
FFEA
H
FFE8
H
FFE6
H
Table 17-1 Interrupt Priority
IENH
ADDRESS : E2H
RESET VALUE : 00000000
INT0E
INT1E
T0E
T1E
INT2E
INT3E
T2E
T3E
Interrupt Enable Register High
IENL
ADDRESS : E3H
RESET VALUE : 0000----
ADE
WDTE
BITE
SPIE
-
-
-
-
Interrupt Enable Register Low
IRQH
ADDRESS : E4H
RESET VALUE : 00000000
INT0IF
INT1IF
T0IF
T1IF
INT2IF
INT3IF
T2IF
T3IF
Interrupt Request Register High
IRQL
ADDRESS : E5H
RESET VALUE : 0000----
ADIF
WDTIF
BITIF
SPIF
-
-
-
-
Interrupt Request Register Low
0 : Disable
1 : Enable
Enables or disables the interrupt individually
If flag is cleared, the interrupt is disabled.
0 : Not occurred
1 : Interrupt request is occurred
Shows the interrupt occurrence
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GMS81C5016-XXXSK | MICROCONTROLLER|8-BIT|CMOS|DIP|28PIN|PLASTIC |
| GMS81C5024-XXX | MICROCONTROLLER|8-BIT|CMOS|DIP|40PIN|PLASTIC |
| GMS81C5024-XXXD | MICROCONTROLLER|8-BIT|CMOS|SOP|28PIN|PLASTIC |
| GMS81C5024-XXXDT | MICROCONTROLLER|8-BIT|CMOS|SOP|28PIN|PLASTIC |
| GMS81C5024-XXXPL | MICROCONTROLLER|8-BIT|CMOS|LDCC|44PIN|PLASTIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GMS81C5016-XXXSK | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|DIP|28PIN|PLASTIC |
| GMS81C5024 | 制造商:HYNIX 制造商全稱:Hynix Semiconductor 功能描述:8-BIT SINGLE CHIP MICROCONTROLLERS |
| GMS81C5024-XXX | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|DIP|40PIN|PLASTIC |
| GMS81C5024-XXXD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|SOP|28PIN|PLASTIC |
| GMS81C5024-XXXDT | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MICROCONTROLLER|8-BIT|CMOS|SOP|28PIN|PLASTIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。