- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385302 > GLT7256L08-12TS (Electronic Theatre Controls, Inc.) Ultra High Performance 3.3V 32K x 8 Bit CMOS STATIC RAM PDF資料下載
參數(shù)資料
| 型號： | GLT7256L08-12TS |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Ultra High Performance 3.3V 32K x 8 Bit CMOS STATIC RAM |
| 中文描述： | 超高性能3.3V的32K的× 8位CMOS靜態(tài)RAM |
| 文件頁數(shù)： | 7/10頁 |
| 文件大?。?/td> | 481K |
| 代理商： | GLT7256L08-12TS |
G-LINK
GLT7256L08
Ultra High Performance 3.3V 32K x 8 Bit CMOS STATIC RAM
Mar 2000(REV. 2.0)
G-Link Technology Corporation
2701 Northwestern Parkway
Santa Clara, CA 95051, U.S.A.
G-Link Technology Corporation,Taiwan
2F, No.12, R&D Rd. II, Science-Based Industrial Park,
Hsin Chu, Taiwan, R.O.C.
- 7 -
Switching Waveform (Write Cycle)
WRITE CYCLE 2
(1,6)
Note:
1. WE must be high during address transitions.
2. The internal write time of the memory is defined by the overlap CE low and WE low. All signals
must be active to initiate a write and any one signal can terminate a write by going inactive. The
data input setup and hold timing should be referenced to the second transition edge of the
signal that terminates the write.
3. T
WR
is measured from the earlier of CE or WE going high at the end of write cycle.
4. During this period, I/O pins are in the output state so that the input signals of opposite phase to
the outputs must not be applied.
5. If the CE low transition occurs simultaneously with the WE low transitions or after the WE
transition, outputs remain in a high impedance state.
6. OE is continuously low (OE=V
IL
).
7. D
OUT
is the same phase of write data of this write cycle.
8. D
OUT
is the read data of next address.
9. If CE is low during this period, I/O pins are in the output state. Then the data input signals of
opposite phase to the outputs must not be applied to them.
10. Transition is measured
±
200mV from steady state with C
L
=5pF.
11. t
CW
is measured from CE going low to the end of write.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GLT7256L08-15J3 | Ultra High Performance 3.3V 32K x 8 Bit CMOS STATIC RAM |
| GLT7256L08-15TS | Ultra High Performance 3.3V 32K x 8 Bit CMOS STATIC RAM |
| GLT7256L08-8J3 | Ultra High Performance 3.3V 32K x 8 Bit CMOS STATIC RAM |
| GLT7256L08-8TS | Ultra High Performance 3.3V 32K x 8 Bit CMOS STATIC RAM |
| GM1117A | 1A Low Dropout Positive Adjustable or Fixed-Mode Regulator |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GLT7256L08-15J3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ultra High Performance 3.3V 32K x 8 Bit CMOS STATIC RAM |
| GLT7256L08-15TS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ultra High Performance 3.3V 32K x 8 Bit CMOS STATIC RAM |
| GLT7256L08-8J3 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ultra High Performance 3.3V 32K x 8 Bit CMOS STATIC RAM |
| GLT7256L08-8TS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Ultra High Performance 3.3V 32K x 8 Bit CMOS STATIC RAM |
| GL-TPDT-110A-N | 制造商:M.E.C. Relays 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。