- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385301 > GL830-MXGXX (Genesys Logic, Inc.) USB 2.0 to SATA Bridge Controller PDF資料下載
參數(shù)資料
| 型號： | GL830-MXGXX |
| 廠商： | Genesys Logic, Inc. |
| 英文描述： | USB 2.0 to SATA Bridge Controller |
| 中文描述： | USB 2.0至SATA橋控制器 |
| 文件頁數(shù)： | 23/29頁 |
| 文件大?。?/td> | 434K |
| 代理商： | GL830-MXGXX |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁
GL830 USB2.0 to SATA Bridge Controller
2007 Genesys Logic Inc. - All rights reserved.
Page 23
CHAPTER 5 FUNCTION DESCRIPTION
5.1 UTM
The USB 2.0 Transceiver Macrocell, it’s the analog circuitry that handles the low level USB protocol and
signaling, and shifts the clock domain of the data from the USB 2.0 rate to one that is compatible with the
general logic.
5.2 SIE
The Serial Interface Engine, which contains the USB PID and address recognition logic, and other sequencing
and state machine logic to handle USB packets and transactions.
5.3 EP0/EP3 FIFO and Bulk Buffer
Endpoint 0/3 FIFO: The Control and Interrupt FIFO. It is composed of TX03FIFO and RX03FIFO, with
64-byte FIFO each, and it is used for endpoint 0/3 data transfer.
Bulk Buffer: It is constructed in interleaved architecture and composed by two data buffers which is used to store
data transferred between USB host and IDE device.
5.4 Operation Register
It is a register space to store status information and to control the functions of GL830 by 8051.
5.5 SPI Interface
The Serial Peripheral Interface is a serial, synchronous communication protocol. It is compatible with
Motorola’s SPI specifications.
5.6 PHY Layer
It has elastic buffer and supports receiver detection, data serialization and de-serialization.
5.7 Link Layer
The Link layer transmits and receives frames, transmits primitives based on control signals from the Transport
layer, and receives primitives from the Phy layer which are converted to control signals to the Transport layer.
5.8 Transport Layer
The Transport layer constructs Frame Information Structures for transmission and decomposes received Frame
Information Structure
5.9 Application Layer
The Application Layer translates the ATA operation onto internal protocols.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| GL842 | USB 2.0 2-in-1 Scanner Controller |
| GL843 | High Speed USB 2.0 With ADF 2-in-1 Scanner Controller |
| GL850A | USB 2.0 Low-Power HUB Controller |
| GL850A-MNGXX | USB 2.0 Low-Power HUB Controller |
| GL850A-MNNXX | USB 2.0 Low-Power HUB Controller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| GL831A | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:SATA / PATA Bridge Controller Product Overview |
| GL841 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:GL841 USB 2.0 2-in-1 Scanner Controller |
| GL842 | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:USB 2.0 2-in-1 Scanner Controller |
| GL843 | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:High Speed USB 2.0 With ADF 2-in-1 Scanner Controller |
| GL848 | 制造商:GENESYS 制造商全稱:GENESYS 功能描述:High Speed USB 2.0 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。