- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄369679 > G2993 DDR Termination Regulator|Terminator Series PDF資料下載
參數(shù)資料
| 型號(hào)： | G2993 |
| 英文描述： | DDR Termination Regulator|Terminator Series |
| 中文描述： | DDR終端穩(wěn)壓器|終結(jié)者系列 |
| 文件頁(yè)數(shù)： | 8/10頁(yè) |
| 文件大小： | 230K |
| 代理商： | G2993 |
Ver: 1.0
May 23, 2003
TEL: 886-3-5788833
http://www.gmt.com.tw
8
G2993
Global Mixed-mode Technology Inc.
Typical Application Circuits
There are several application circuits shown in Figure
2 through 6 to illustrate some of the possible configu-
rations of the G2993. Figure 2~4 are the SSTL-2 ap-
plications. For the majority of applications that imple-
ment the SSTL-2 termination scheme, it is recom-
mended to connect all the input rails to 2.5V rail, as
seen in Figure 2. This provides an optimal trade-off
between power dissipation and component count.
In Figure 3, the power rails are split. The power rail of
the output stage (PVIN) can be as low as 1.8V, the
power rail of the analog circuit (AVIN) is operated
above 2V. The lower output stage power rail can lower
the internal power dissipation when sourcing from the
device and improve the efficiency, but the disadvan-
tage is the maximum continuous current sourcing from
V
TT
is reduced. This configuration is applied when the
power dissipation and efficiency are concerned.
In Figure 4, the power rail of the output stage (PVIN) is
connected to 3.3V to increase the maximum continu-
ous current sourcing from V
TT
. AVIN should be always
equal to or larger than PVIN. This configuration can
increase the source capability of this device, but the
power dissipation increases at the same time. It
should be more careful to prevent the junction tem-
perature from exceeding the maximum rating. Be-
cause of this risk, it is not recommended to supply the
output stage power rail (PVIN) with a voltage higher
than a nominal 3.3V rail.
+
+
V
DDQ
AV
IN
PV
IN
V
TT
GND
V
TT
=1.25V
V
DDQ
=2.5V
V
DD
=2.5V
C
IN
Figure 2. Recommended SSTL-2 Implementation
C
OUT
+
+
V
DDQ
AV
IN
PV
IN
V
TT
GND
V
TT
=1.25V
V
DDQ
=2.5V
AV
IN
=2V or 5.5V
C
IN
Figure 3. Lower Power Dissipation SSTL-2 Implementation
C
OUT
PV
IN
=1.8V
+
+
V
DDQ
AV
IN
PV
IN
V
TT
GND
V
TT
=1.25V
V
DDQ
=2.5V
AV
IN
=3.3V or 5V
C
IN
Figure 4. SSTL-2 Implementation with higher voltage rails
C
OUT
PV
IN
=3.3V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| G2996 | DDR Termination Regulator with STR function.|Terminator Series |
| G8880CI | DTMF Transceiver |
| CM8888F | DTMF Transceiver |
| CM8888F-1 | DTMF Transceiver |
| CM8888FI | Telecommunication IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| G2993P1X | 制造商:GMT 制造商全稱:Global Mixed-mode Technology Inc 功能描述:DDR Termination Regulator |
| G2995 | 制造商:GMT 制造商全稱:Global Mixed-mode Technology Inc 功能描述:DDR Termination Regulator |
| G2995F1U | 制造商:GMT 制造商全稱:Global Mixed-mode Technology Inc 功能描述:DDR Termination Regulator |
| G2995F1UF | 制造商:GMT 制造商全稱:Global Mixed-mode Technology Inc 功能描述:DDR Termination Regulator |
| G2995P1U | 制造商:GMT 制造商全稱:Global Mixed-mode Technology Inc 功能描述:DDR Termination Regulator |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。