- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄382968 > FS6209 (Electronic Theatre Controls, Inc.) DUAL PLL VCXO CLOCK GENERATOR IC PDF資料下載
參數(shù)資料
| 型號(hào)： | FS6209 |
| 廠(chǎng)商： | Electronic Theatre Controls, Inc. |
| 英文描述： | DUAL PLL VCXO CLOCK GENERATOR IC |
| 中文描述： | 雙鎖相環(huán)壓控時(shí)鐘發(fā)生器IC |
| 文件頁(yè)數(shù)： | 1/6頁(yè) |
| 文件大?。?/td> | 113K |
| 代理商： | FS6209 |
XT
February 1999
This document contains information on a preproduction product. Specifications and information herein are subject to change without notice.
,62
2.4.99
)6
'XDO3//9&;2&ORFN*HQHUDWRU,&
3UHOLPLQDU\,QIRUPDWLRQ
1.0 Features
Dual phase-locked loop (PLL) device two output
clock frequencies
On-chip tunable voltage-controlled crystal oscillator
(VCXO) allows precise system frequency tuning
3.3V supply voltage
Small circuit board footprint (8-pin 0.150
″
SOIC)
Custom frequency selections available - contact your
local AMI Sales Representative for more information
Figure 1: Pin Configuration
1
8
2
3
4
7
6
5
XIN
VDD
XTUNE
VSS
VSS
CLKB
CLKA
XOUT
F
8-pin (0.150
″
) SOIC
2.0 Description
The FS6209 is a monolithic CMOS clock generator IC
designed to minimize cost and component count in digital
video/audio systems.
At the core of the FS6209 is circuitry that implements a
voltage-controlled crystal oscillator when an external
resonator (nominally 13.5MHz) is attached. The VCXO
allows device frequencies to be precisely adjusted for use
in systems that have frequency matching requirements,
such as digital satellite receivers.
Two high-resolution phase-locked loops generate two
output clocks (CLKA and CLKB) through an array of post-
dividers. All frequencies are ratiometrically derived from
the VCXO frequency. The locking of all the output fre-
quencies together can eliminate unpredictable artifacts in
video systems and reduce electromagnetic interference
(EMI) due to frequency harmonic stacking.
Table 1: Crystal / Output Frequencies
DEVICE
f
XIN
(MHz)
CLKA (MHz)
CLKB (MHz)
FS6209-01
13.5
54
22.5792
(+1.12ppm)
NOTE: Contact AMI for custom PLL frequencies
Figure 2: Block Diagram
VCXO
FS6209
PLL
XOUT
XIN
CLKB
CLKA
XTUNE
DIVIDER
ARRAY
PLL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| FS6209-01 | CAP 0.022UF 25V 10% X7R SMD-0603 TR-7-PA 5K/REEL |
| FS6217-01 | DUAL PLL CLOCK GENERATOR IC |
| FS6232-01 | TWO WAY MP MOTHERBOARD CLOCK GENERATOR IC |
| FS6261-01 | Motherboard Clock Generator IC |
| FS6284 | Dual PLL Clock Generator IC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| FS6209-01 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:DUAL PLL VCXO CLOCK GENERATOR IC |
| FS6217-01 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:DUAL PLL CLOCK GENERATOR IC |
| FS6232-01 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:TWO WAY MP MOTHERBOARD CLOCK GENERATOR IC |
| FS6261-01 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Motherboard Clock Generator IC |
| FS6282 | 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:DUAL PLL CLOCK GENERATOR IC |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。